System for executing virtual machine instructions

Details System for executing virtual machine instructions System for executing virtual machine instructions

2007-06-19

2007-06-19

Steelman, Mary (Department: 2191)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C717S148000

Reexamination Certificate

active

09942001

ABSTRACT:
A data processing system has a processor core, memory and a virtual machine interpreter. The virtual machine interpreter receives virtual machine instructions selected dependent on program flow during execution of a virtual machine program. The virtual machine interpreter generates native machine instructions that implement the virtual machine instructions for execution by the processor core. The virtual machine interpreter identifies an initial virtual machine instruction from a body of virtual machine instructions, where the body is expected to be executed repeatedly. The virtual machine interpreter records a correspondence between the initial virtual machine instruction in the body and a memory location in the memory and writes native instructions for the body into the memory from said memory location. The processor core executes the native instructions for the body and repeats execution of the native instructions for the body by executing the written native machine instructions for the body from memory starting from said memory location.

REFERENCES:
patent: 5768593 (1998-06-01), Walters et al.
patent: 5872978 (1999-02-01), Hoskins
patent: 5889996 (1999-03-01), Adams
patent: 6266807 (2001-07-01), McGarity et al.
patent: 6332215 (2001-12-01), Patel et al.
patent: 6513156 (2003-01-01), Bak et al.
patent: 6546550 (2003-04-01), Ogata et al.
patent: 9918486 (1999-04-01), None
Gokhale, Maya, Stone, Janice M., “NAPA C: Compiling for a Hybrid RISC/FPGA Architecture”, 1998, IEEE, retrieved Aug. 4, 2004.
Hsieh, Cheng-Hseueh A., Conte, Marie T., Johnson, Tereas L., Gyllenhaal, John C., Hwu, Wen-mei W., “A Study of the Cache and Branch Performance Issues with Running Java on Current Hardware Platforms”, p. 211-216, IEEE 1997, retrieved Aug. 4, 2004.
Newhall, Tia, Miller, Barton P., “Performance Measurement of Dynamically Compiled Java Executions”, p. 42-50, ACM 1999, retrieved Aug. 4, 2004.

Affiliated with

Also associated with

Rating

System for executing virtual machine instructions does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for executing virtual machine instructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for executing virtual machine instructions will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3836123