Boots – shoes – and leggings
Patent
1981-11-04
1984-09-04
Thomas, James D.
Boots, shoes, and leggings
370 85, 370 94, G06F 1516, G06F 946
Patent
active
044701101
ABSTRACT:
A system for the exchange of messages among a multiplicity of processing units includes a data channel and a service line interconnecting respective interfaces of these units. Each interface includes a busy-state detector determining during a test phase of a recurrent time slot whether the service line is available, a logic network connectable in a subsequent acquisition phase the service line in the event of its availability to emit successive bits of an address characterizing the respective processing unit, and a comparator determining during the aquisition phase whether an emitted address bit of a particular logic level ("1") coincides with another bit of a higher-priority level ("0") concurrently sent over the line by some other unit. If a higher-priority address bit is encountered, the emission of the address is aborted and restarted in a subsequent time slot. If there is no conflict, an outgoing message is delivered to the data channel by way of a concurrently enabled driver; should that message require more than one time slot for its transmission, the service line is seized by the emission of a busy bit in the test phases of one or more subsequent time slots preceding the last time slot occupied by that message.
REFERENCES:
patent: 3818447 (1974-06-01), Craft
patent: 4071706 (1978-01-01), Warren
patent: 4156277 (1979-05-01), Seitz et al.
patent: 4209838 (1980-06-01), Alcorn, Jr. et al.
patent: 4229791 (1980-10-01), Levy et al.
patent: 4232294 (1980-11-01), Burke et al.
patent: 4292623 (1981-09-01), Eswaran et al.
patent: 4320502 (1982-03-01), De Veer
patent: 4330857 (1982-05-01), Alvarez
patent: 4357707 (1982-11-01), Delury
patent: 4373183 (1983-02-01), Means et al.
patent: 4385350 (1983-05-01), Hansen et al.
patent: 4387425 (1983-06-01), El-Gohary
N. Abramson et al., The Aloha System, Computer-Communications Networks, (Prentice-Hall, Inc.), pp. 501-517.
IBM Technical Disclosure Bulletin, vol. 22, No. 3, Aug. 1979, p. 1059, Look-Ahead Access Request Circuit for Computer Systems, A. Blum.
IBM Technical Disclosure Bulletin, vol. 23, No. 7A, Dec. 1980, p. 3043, Asynchronous Contention Resolution, D. F. Bantz et al.
Chiarottino Volmer
Poggio Cesare
Reali Aldo
Cselt Centro Studi E Laboratori Telecommunicazioni S.P.A.
Dubno Herbert
Ross Karl F.
Thomas James D.
Williams Jr. Archie E.
LandOfFree
System for distributed priority arbitration among several proces does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for distributed priority arbitration among several proces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for distributed priority arbitration among several proces will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1895533