System for detecting power consumption of integrated circuit

Details System for detecting power consumption of integrated circuit System for detecting power consumption of integrated circuit

1997-05-19

2000-02-01

Peeso, Thomas R.

Data processing: measuring, calibrating, or testing

Measurement system in a specific environment

Electrical signal parameter measurement system

371 571, 371 204, 365226, 365227, G01R 2100

Patent

active

060213817

ABSTRACT:
A system for detecting power consumption of an integrated circuit obtains a frequency of data holding operations, unreferred data storing operations, and unupdated data storing operations with a data holding operation frequency calculating section, an unreferred data storing operation frequency calculating section, and an unupdated data storing operation frequency calculating section based on the number of times of a signal transition from connection information of the integrated circuit and control conditions when data is referred to registers, and obtains power consumption caused by each of the operations from the number of times of the signal transition, a load capacity, and an operation voltage. In this manner, the system distinguishes, in a function design phase, between signal transitions in the designed integrated circuit that are necessary to processing and those that are not definitely necessary, and detects reducible power consumption caused by the signal transitions that are not definitely necessary. Places where improvements can be made to reduce the power consumption of the circuit can be thus detected at an earlier phase in the design process.

REFERENCES:
patent: 5544082 (1996-08-01), Garcia-Duarte et al.
Uchimura et al, "Power Consumption Estimator by Logic Simulation", The 5.sup.th Karuizawa Workshop on Circuits and Systems, pp. 273-277, Apr. 1992, partial translation.
M. A. Cirit, "Estimating Dynamic Power Consumption of CMOS Circuits," IEEE Int. Conf. Computer-Aided Design, pp. 534-537, Nov. 1987.
F. N. Najm, "Transition Density, A Stochastic Measure of Activity in Digital Circuits," 28th ACM/IEEE Design Automation Conference, pp. 644-649, Jun. 1991.
P. E. Landman, J. M. Rabaey, "Black-Box Capacitance Models for Architectural Power Analysis," Int. Workshop on Low Power Design, pp. 165-170, 1994.
D. Liu and C. Svensson, "Power Consumption Estimation in CMOS VLSI Chips," IEEE Journal of Solid-State Circuits, vol. 29, No. 6, pp. 663-670, Jun. 1994.
F. N. Najm, "A Survey of Power Estimation Techniques in VSLI Circuits," IEEE Trans. on Very Large Scale Integration Systems, vol. 2, No. 4, pp. 446-445, Dec. 1994.
K. Keutzer, "The Impact of CAD on the Design of Low Power Digital Circuits," IEEE Symposium on Low Power Eelctronics, pp. 42-45, 1994.
V. Tiwari, S. Malik, and P. Ashar, "Guarded Evaluation: Pushing Power Management to Logic Synthesis/Design," Symposium Proceedings of Int. Symposium on Low Power Design, pp. 221-226, 1995.

Affiliated with

Also associated with

Rating

System for detecting power consumption of integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for detecting power consumption of integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for detecting power consumption of integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-945452