Boots – shoes – and leggings
Patent
1978-01-18
1980-01-01
Atkinson, Charles E.
Boots, shoes, and leggings
G06F 1100
Patent
active
041819691
ABSTRACT:
A digital processor comprising a network of arithmetic units and including apparatus for detecting and isolating a static bit fault therein is disclosed. A plurality of first arithmetic units of the network employ non-linear type operations. Each of the first arithmetic units arithmetically operate on a corresponding number of the binary coded digital input words of the network to produce a first output binary coded digital word which is coupled to the remaining network of arithmetic units. Corresponding to each of the first arithmetic units, there is provided a modulo 3 model to emulate in modulo 3 arithmetic the operation thereof and to compare the result of the modulo 3 emulation with the modulo 3 equivalent of a preselected word from the corresponding first arithmetic unit, the preselected word being intermediate the non-linear operation performed thereby. A non-equivalence condition resulting from the comparison is indicative of a static bit fault. Another modulo 3 model is provided to emulate in modulo 3 arithmetic the remaining network of arithmetic units by processing the second output words and the modulo 3 equivalent of the corresponding at least one input word. The another modulo 3 model compares the result of its emulation to the modulo 3 equivalent of the corresponding at least one output word for a non-equivalence condition which is also indicative of a static fault. The comparisons are monitored for non-equivalence conditions to detect a static bit fault and isolate the source of the detected static bit fault.
REFERENCES:
patent: 2919854 (1960-01-01), Singman
patent: 3602704 (1971-08-01), Kurina et al.
patent: 3814923 (1974-06-01), Wang
patent: 3816728 (1974-06-01), Chen et al.
patent: 3873820 (1975-03-01), Parr et al.
Rao, Biresidue Error-Correcting Codes for Computer Arithmetic, IEEE Trans. on Computers, vol. C-19, No. 5, May 1970, pp. 398-402.
Gaddess, An Error-Detecting Binary Adder; A Hardware Shared Implementation, IEEE Trans. on Computers, vol. C-19, No. 1, Jan. 1970, pp. 34-38.
Langdon, Jr., et al., Concurrent Error Detection for Group Look-Ahead Binary Adders, IBM J. Res. Develop., Sep. 1970, pp. 563-573.
Avizienis, Arithmetic Algorithms for Error-Coded Operands, IEEE Trans. on Computers, vol. C-22, No. 6, Jun. 1973, pp. 567-572.
Atkinson Charles E.
Westinghouse Electric Corp.
Zitelli W. E.
LandOfFree
System for detecting and isolating static bit faults in a networ does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for detecting and isolating static bit faults in a networ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for detecting and isolating static bit faults in a networ will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2122811