Patent
1995-09-18
1999-06-29
Lee, Thomas C.
395853, 395849, 395552, G06F 1300, G06F 1328
Patent
active
059180722
ABSTRACT:
A host-bus-to-PCI-bus bridge circuit waits until the PCI-bus clock cycle in which the PCI-bus data transfer corresponding to a current data write access on the originating bus actually takes place, before deciding whether a next data write access is pending on the originating bus and is burstable on the PCI-bus with the current data write access. If so, then the bridge continues the burst with the data of the new data write access. If not, the bridge terminates the PCI-bus burst write transaction by asserting IRDY# and negating FRAME# for the immediately subsequent PCI-bus clock cycle. A final data phase takes place on the PCI-bus in response to these actions, but all data transfer is inhibited because the bridge negates all of the byte-enable signals (BE#(3:0)). An increased likelihood results that successive data write accesses on the originating bus can be collected into a single burst transaction on the PCI-bus.
REFERENCES:
patent: 5649161 (1997-07-01), Andrade et al.
patent: 5664124 (1997-09-01), Katz et al.
patent: 5680556 (1997-10-01), Begun et al.
PCI Special Interest Group, "PCI Local Bus Specification", Revision 2.0 (Apr. 30, 1993).
Lee Thomas C.
OPTi Inc.
Perveen Rehana
LandOfFree
System for controlling variable length PCI burst data using a du does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for controlling variable length PCI burst data using a du, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for controlling variable length PCI burst data using a du will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1385815