System for controlling task execution in a host processor based

Details System for controlling task execution in a host processor based System for controlling task execution in a host processor based

1995-06-08

1998-03-03

Toplu, Lucien U.

395670, 39520001, G06F 900, G06F 1200

Patent

active

057245878

ABSTRACT:
A multi-media user task (host) computer is interfaced to a high speed DSP which provides support functions to the host computer via an interprocessor DMA bus master and controller. Support of multiple dynamic hard real-time signal processing task requirements are met by posting signal processor support task requests from the host processor through the interprocessor DMA controller to the signal processor and its operating system. The signal processor builds data transfer packet request execution lists in a partitioned queue in its own memory and executes internal signal processor tasks invoked by users at the host system by extracting signal sample data from incoming data packets presented by the interprocessor DMA controller in response to its execution of the DMA packet transfer request queues built by the signal processor in the partitioned queue. Processed signal values etc. are extracted from signal processor memory by the DMA interprocessor controller executing the partitioned packet request lists and delivered to the host processor. A very large number of packet transfers in support of numerous user tasks and implementing a very large number of DMA channels is thus made possible while avoiding the need for arbitration between the channels on the part of the signal processor or the host processor.

REFERENCES:
patent: 4862452 (1989-08-01), Milton et al.
patent: 4930069 (1990-05-01), Batra et al.
patent: 5195092 (1993-03-01), Wilson et al.
patent: 5303369 (1994-04-01), Borcherding et al.
patent: 5377332 (1994-12-01), Entwistle et al.
Yu et al, Constant Capacity--An Information Theoretic Approach to VLSI/DSP Architecture, Icassp '89 Acoustics, Speech & Sp Conf. pp. 2528-2531.
Kloker et al, The Motorola DSP96002 IEEE Floating-Point DSP, Icassp '89, Acoustics, Speech & DP Conf. pp. 2480-2483.
"The Cyclic Executive Model and Ada" by T.P. Baker and A. Shaw, Real Time Systems, vol. 1, No. 1, Jun. 1989, Dordrecht, NE, pp. 7-25.
"Time-sequenced DMA for Multimedia Computers" by S. C. Wray, Computer Architecture News, vol. 19, No. 4, Jun. 1991, New York, New York, pp. 132-137.
Patent Abstracts of Japan, vol. 011, No. 032, Jan. 30, 1987, publication #JP61201338 dated Sep. 6, 1986, "Processor for Data Flow".

Affiliated with

Also associated with

Rating

System for controlling task execution in a host processor based does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for controlling task execution in a host processor based , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for controlling task execution in a host processor based will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2258802