Boots – shoes – and leggings
Patent
1993-07-27
1994-05-17
Shaw, Gareth D.
Boots, shoes, and leggings
395250, 395275, 364DIG2, 364239, 364240, 3642405, 36492792, G06F 1300, G06F 1338, G06F 1336
Patent
active
053135970
ABSTRACT:
A system for controlling communications among a computer processing unit and a plurality of peripheral devices which are arrayed in operative connection with a plurality of external buses. The system comprises a bus control circuit for effecting operative routing of address information regarding a respective peripheral device from the computer processing unit to an appropriate external bus, the respective peripheral device being in operative connection with the appropriate external bus. The bus control circuit also effects operative routing of data information from the respective peripheral device to another of the plurality of peripheral devices or to the computer processing unit according to the address information. The system further comprises a plurality of buffers for establishing operative interfaces between the system and each of the plurality of external buses and an internal bus for facilitating communications among the plurality of buffers, the bus control circuit, and the computer processing unit. The bus control circuit enables operative interconnections to the internal bus by the plurality of buffers and the computer processing unit and includes an information storage unit for retaining stored routing information representing all operative interconnections which can operatively occur, the bus control circuit effecting such enabling according to the stored routing information.
REFERENCES:
patent: 4038644 (1977-07-01), Duke et al.
patent: 4041472 (1977-08-01), Shah et al.
patent: 4399503 (1983-08-01), Hawley
patent: 4471456 (1984-09-01), Branigin et al.
patent: 4527236 (1985-07-01), Ermolovich
patent: 4688168 (1987-08-01), Gudaitis et al.
patent: 4901234 (1990-02-01), Heath et al.
patent: 4908749 (1990-03-01), Marshall et al.
patent: 4914584 (1990-04-01), Gibson
patent: 4933845 (1990-06-01), Hayes
patent: 4975593 (1990-12-01), Kurakazu et al.
patent: 5003465 (1991-03-01), Chisholm et al.
patent: 5084814 (1992-01-01), Vaglica et al.
patent: 5088025 (1992-02-01), Fujimoto
patent: 5150467 (1992-09-01), Hayes et al.
"Flexible System Bus Structure with Programmable Transfer Speeds", IBM Technical Disclosure Bulletin, vol. 33, No. 38, pp. 388-390.
Advanced Micro Devices , Inc.
Shaw Gareth D.
Toplu Lucien
LandOfFree
System for controlling communications among a computer processin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for controlling communications among a computer processin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for controlling communications among a computer processin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-884433