System for control of data I/O transfer based on cycle count in

Details System for control of data I/O transfer based on cycle count in System for control of data I/O transfer based on cycle count in

1996-09-27

1998-04-07

Swann, Tod R.

Static information storage and retrieval

Magnetic bubbles

Guide structure

395299, 395439, 365233, 36518912, 327141, 327261, G06F 1300

Patent

active

057376379

ABSTRACT:
A semiconductor memory device comprises a memory cell group comprising a plurality of memory cells arranged in matrix; a specification circuit for specifying sequentially memory cells addressed by consecutive addresses in the memory cells, and for setting them in an active state; a data input/output (I/O) circuit for performing a data read-out/write-in operation (data I/O operation) for the consecutive memory cells specified by the specification circuit under a control based on a read-out/write-in signal provided from an external section; a counter circuit for counting the number of cycles of a basic clock signal provided from an external section; and a controller for receiving at least one or more specification signals provided from an external section, for outputting a control signal per specification signal for specifying a particular cycle as a starting cycle to count the number of the cycles of the basic clock signal, and for instructing the counter circuit to count the number of counts of the basic clock signal based on the control signal, and for controlling a specification operation executed by the specification circuit and the data I/O operation of the data I/O circuit, so that the memory access operations for the memory cell group are controlled,

REFERENCES:
patent: 4330852 (1982-05-01), Redwine et al.
patent: 4424536 (1984-01-01), Hashimoto et al.
patent: 4648077 (1987-03-01), Pinkham et al.
patent: 4819213 (1989-04-01), Yamaguchi et al.
patent: 4849937 (1989-07-01), Yoshimoto
patent: 4956820 (1990-09-01), Hashimoto
patent: 4975593 (1990-12-01), Kurakazu et al.
patent: 5021950 (1991-06-01), Nishikawa
patent: 5054000 (1991-10-01), Miyaji
patent: 5058074 (1991-10-01), Sakamoto
patent: 5073733 (1991-12-01), Tanno et al.
patent: 5235545 (1993-08-01), McLaury
patent: 5255383 (1993-10-01), Lewis et al.
patent: 5268865 (1993-12-01), Takasugi
patent: 5295115 (1994-03-01), Furuya et al.
patent: 5305277 (1994-04-01), Derwin et al.
patent: 5313437 (1994-05-01), Toda et al.
patent: 5323358 (1994-06-01), Toda et al.
patent: 5341341 (1994-08-01), Fukuzo
patent: 5343438 (1994-08-01), Choi et al.
patent: 5390149 (1995-02-01), Vogley et al.
Ohno, Chikai, "Self-Timed RAM: STRAM ", Fujitsu Sci. Tech. J. , 24, 4 Dec. 1988, pp. 293-300.
Dunn, E. C. et al., "Single Counter Controlled Buffer ", IBM Technical Disclosure Bulletin, vol. 20, No. 5, Oct. 1977, pp. 1702-1703.

Affiliated with

Also associated with

Rating

System for control of data I/O transfer based on cycle count in does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for control of data I/O transfer based on cycle count in , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for control of data I/O transfer based on cycle count in will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-27805