System for clock duty cycle stabilization

Details System for clock duty cycle stabilization System for clock duty cycle stabilization

2006-10-24

2006-10-24

Williams, Howard L. (Department: 2819)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Rectangular or pulse waveform width control

C327S166000, C341S122000

Reexamination Certificate

active

07126396

ABSTRACT:
A clock signal duty cycle stabilization system. The system includes a clock signal duty cycle stabilization circuit having an edge detection circuit and a latch circuit. The edge detection circuit is configured to receive an external clock signal and generate an output therefrom. The latch circuit is coupled to receive the output from the edge detection circuit. The latch circuit is configured to produce a rising edge of an internal clock signal and a falling edge of the internal clock signal in accordance with the output of the edge detection circuit.

REFERENCES:
patent: 5394114 (1995-02-01), Davis
patent: 5892286 (1999-04-01), Toyoda et al.
patent: 6320437 (2001-11-01), Ma
patent: 6323706 (2001-11-01), Stark et al.
patent: 2002/0075730 (2002-06-01), Zheng et al.
patent: 2003/0107432 (2003-06-01), Huynh
patent: 2004/0203479 (2004-10-01), Lin
patent: 570158 (1993-11-01), None

Affiliated with

Also associated with

Rating

System for clock duty cycle stabilization does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for clock duty cycle stabilization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for clock duty cycle stabilization will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3615521