Data processing: software development – installation – and managem – Software program development tool – Translation of code
Reexamination Certificate
2008-05-20
2008-05-20
Wood, William (Department: 2193)
Data processing: software development, installation, and managem
Software program development tool
Translation of code
C717S136000, C717S138000, C717S139000, C717S140000, C717S114000, C717S146000, C713S002000, C713S002000, C716S030000
Reexamination Certificate
active
10072212
ABSTRACT:
Electronic design automation tool specifies an architecture at a system level and its component (which include intellectual property (IP) cores like embedded processors, arithmetic logic units (ALU), multipliers, dividers, embedded memory element, programmable logic cells, etc.); specifies IP-cores and their interface; and understands IP-cores and functions via their interface. Further, techniques are provided for modeling the timing behavior of a function or functional block without drawing a timing diagram; understanding the interface behavior of a function block which captures the timing waveforms; specifying virtual functions which are built using basic functional units and their timing behavior; parsing and creating an internal graphical form for analyzing a specification for compilation; matching the components in the architecture specification and their instantiation to map the computations in the input graph produced from an application; and mapping the specification onto the target's components.
REFERENCES:
patent: 5706434 (1998-01-01), Kremen et al.
patent: 6233540 (2001-05-01), Schaumont et al.
patent: 6718520 (2004-04-01), Merryman et al.
patent: 6857110 (2005-02-01), Rupp et al.
patent: 2002/0038401 (2002-03-01), Zaidi et al.
patent: 2003/0105620 (2003-06-01), Bowen
patent: 2004/0013210 (2004-01-01), Bollano et al.
Smith, et al., “An Architecture Design and Assessment System for Software/Hardware Codesign”, IEEE, 1985, pp. 417-424.
Banerjee Prithviraj
Choudhary Alok
Haldar Malay
Nayak Anshuman
Saxena Vikram
Brush Robert M.
Fernandez & Associates LLP.
Wood William
Xilinx , Inc.
LandOfFree
System for architecture and resource specification and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for architecture and resource specification and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for architecture and resource specification and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3925953