Patent
1994-10-14
1996-06-04
Swann, Tod R.
395293, 395296, 395729, 395732, G06F 1318
Patent
active
055242359
ABSTRACT:
An arbiter circuit for controlling access to the main memory for requests asserted by the microprocessor, the refresh controller and PCI bus masters. Generally, the priority of the memory requests are as follows, with some exceptions: (1) second refresh request; (2) processor-to-memory write request; (3) memory-to-processor read request; (4) PCI-to-memory write request; (5) memory-to-PCI read request; and (6) first refresh request. The second refresh request indicates that two refreshes are outstanding. When that occurs, both outstanding refresh requests are assigned the highest priority. The processor-to-memory write request is always higher in priority than other memory requests except the second refresh. However, under certain conditions, the processor-to-memory write requests is held off to allow other cycles to proceed. The memory-to-processor read request is generally higher in priority than the PCI write and read requests, unless certain conditions occur to override that priority. PCI-to-memory write requests are always higher in priority than memory-to-PCI read requests.
REFERENCES:
patent: 4755938 (1988-07-01), Takahashi et al.
patent: 4829467 (1989-05-01), Ogata
patent: 4980854 (1990-12-01), Donaldson et al.
patent: 4987529 (1991-01-01), Craft et al.
patent: 5148112 (1992-09-01), Gahan
patent: 5151994 (1992-09-01), Wille et al.
patent: 5191656 (1993-03-01), Forde, III et al.
patent: 5255374 (1993-10-01), Aldereguia et al.
patent: 5317696 (1994-05-01), Hilgendorf
patent: 5392407 (1995-02-01), Heil et al.
patent: 5392436 (1995-02-01), Jansen et al.
patent: 5438666 (1995-08-01), Craft et al.
82420/82430 PCI SET, ISA and EISA Bridges, Intel Corp., pp. 3-5, 17, 35, 37, 148, 154-157, 172-174, 211, 225-226, 293-302, 320-321, 345, 363-364, 438-444, 460-462 (1993).
Collins Michael J.
Larson John E.
Moriarty Michael
Thome Gary W.
Compaq Computer Corporation
O'Neill David J.
Swann Tod R.
LandOfFree
System for arbitrating access to memory with dynamic priority as does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for arbitrating access to memory with dynamic priority as, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for arbitrating access to memory with dynamic priority as will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-392845