System bus preempt for 80386 when running in an 80386/82385 micr

Details System bus preempt for 80386 when running in an 80386/82385 micr System bus preempt for 80386 when running in an 80386/82385 micr

1988-05-26

1992-07-07

Shaw, Gareth D.

Boots, shoes, and leggings

364DIG1, 36424292, 3642426, G06F 1336

Patent

active

051290901

ABSTRACT:
A multi-bus microcomputer system includes a cache subsystem and an arbitration supervisor. A CPU is provided with a PREEMPT signal source which generates a preempt signal in CPU cycles extending beyond a specified duration. The preempt signal is effective at any device having access to the bus to initiate an orderly termination of the bus usage. When that device signals its termination of bus usage, the arbitration supervisor changes the state of an ARB/GRANT conductor, which had been in the grant phase, to the arbitration phase. During the arbitration phase each of the devices (other than the CPU) cooperates in an arbitration mechanism for bus usage during the next grant phase. On the other hand, the CPU, having asserted preempt, responds to a signal indicating initiation of the arbitration phase by immediately accessing the system bus.

REFERENCES:
patent: 4402040 (1983-08-01), Evett
patent: 4414624 (1983-11-01), Summer et al.
patent: 4451883 (1984-05-01), Stanley et al.
patent: 4481580 (1984-11-01), Martin et al.
patent: 4578782 (1986-03-01), Kraft et al.
patent: 4631660 (1986-12-01), Woffinden et al.
patent: 4701844 (1987-10-01), Thompson et al.
patent: 4742454 (1988-05-01), Robinson et al.
patent: 4794523 (1988-12-01), Adan et al.
patent: 4811215 (1989-03-01), Smith
patent: 4949301 (1990-08-01), Joshi et al.
W. Mayberry et al., Cache boosts multiprocessor performance, Nov. 1984, Computer Design, vol. 23, No. 13, pp. 133-138.
M. Baron, Stopping system memory and bus from putting the squeeze on fast CPU's, Electronics International, vol. 56, No. 19, Sep. 1983, pp. 155-158.
I. Wilson, Extending 80386 Performance, New Electronics, vol. 20, No. 7, Mar. 31, 1987, pp. 30-33.
Intel Corporation, "Introduction to the 80386 including the 80386 Data Sheet", Apr. 1986.
Intel Corporation, "82385 High Performance 32-Bit Cache Controller", Jul. 1987.
Intel Corporation, "80386 Hardware Reference Manual", Chapter 7, Cache Subsystems, 1986.
Alpers, "High Speed Bus Arbiter for Bus-Oriented Multiprocessor Systems", IBM TDB, vol. 28, No. 2, Jul. 1985, pp. 567-569.

Affiliated with

Also associated with

Rating

System bus preempt for 80386 when running in an 80386/82385 micr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System bus preempt for 80386 when running in an 80386/82385 micr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System bus preempt for 80386 when running in an 80386/82385 micr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1837024