Multiplex communications – Wide area network – Packet switching
Patent
1985-03-15
1988-01-12
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
364200, H04L 520
Patent
active
047196220
ABSTRACT:
A system bus and bus interface apparatus for connecting components in a data processing system having a plurality of non-memory and memory components. The system bus has the following sets of lines; A first plurality of lines carries a plurality of codes specifying a plurality of memory operations involving communications between a non-memory component and a memory component and a single code specifying an interprocessor communication between two non-memory components. A second plurality of lines carries an address in a memory component when the code on the first plurality of lines specifies a memory operation and a target address, an interprocessor communication type, and in some cases, a message, when the code on the first plurality of lines specifies an interprocessor communication. A third plurality of lines carries signals indicating the status of a memory operation, a fourth plurality of lines carries signals indicating the status of an interprocessor communication, a fifth plurality of lines carries data in memory operations and in certain interprocessor communications, and a sixth plurality of lines determines which of the components presently has access to the bus. Memory communications may specify read and write operations, but interprocessor communications may specify only operations in which the source component provided data to the destination component.
REFERENCES:
patent: 4030075 (1977-06-01), Barlow
patent: 4342995 (1982-08-01), Shima
patent: 4380052 (1983-04-01), Shima
patent: 4408300 (1983-10-01), Shima
patent: 4559595 (1985-12-01), Boudreau et al.
New Electronics, "An Inexpensive Asynchronous Priority System", Nov. 24, 1981, vol. 14, No. 23, p. 23.
IBM Technical Disclosure Bulletin, "Decentralized Request Resolution Mechanisms", Jul. 1977, vol. 20, No. 2, pp. 853-855.
Marcelo Melvin
Nelson Gordon E.
Olms Douglas W.
Shanahan Michael H.
Wang Laboratories, Inc.
LandOfFree
System bus means for inter-processor communication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System bus means for inter-processor communication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System bus means for inter-processor communication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-924312