Computer graphics processing and selective visual display system – Display driving control circuitry – Controlling the condition of display elements
Patent
1995-11-13
1998-08-18
Tung, Kee M.
Computer graphics processing and selective visual display system
Display driving control circuitry
Controlling the condition of display elements
345509, 345526, 395117, G09G 536
Patent
active
057969302
ABSTRACT:
A digital high-speed printing system architecture for processing contiguous raster-image data blocks for transmission to a marking engine, comprises a central processing unit ("CPU") and at least one video RAM device. Each video RAM device includes a dynamic band RAM, a serial access memory, a random access port for transmitting and receiving image data blocks to and from the dynamic band RAM, and a serial port for transmitting and receiving image data blocks to and from the serial access memory. The video RAM devices perform bi-directional image data block transfers between the dynamic band RAM and the serial access memory. Furthermore, the video RAM devices transfer image data blocks to and from the serial access port, and simultaneously transfer of image data blocks to and from the random access port.
A CPU data bus is coupled between the CPU and the random access port for providing CPU access to the dynamic band RAM, such that the CPU can perform mapping operations on the image data blocks in dynamic band RAM. A dispatch FIFO is coupled to the marking engine; and serial bus is connected between the dispatch FIFO and the serial port, such that image data blocks can be dispatched from the serial access memory to the marking engines over the serial bus. Therefore, the system architecture allows for the dispatching of image data blocks from the serial access memory to be performed simultaneously to the mapping of image data blocks in dynamic band RAM.
REFERENCES:
patent: 4965748 (1990-10-01), Chang et al.
patent: 4992956 (1991-02-01), Kaku et al.
patent: 5084831 (1992-01-01), Morikawa et al.
patent: 5113494 (1992-05-01), Menendez et al.
patent: 5136688 (1992-08-01), Morikawa et al.
patent: 5150455 (1992-09-01), Morikawa et al.
patent: 5157765 (1992-10-01), Birk et al.
patent: 5157773 (1992-10-01), Matsumoto et al.
patent: 5237655 (1993-08-01), Statt et al.
patent: 5261047 (1993-11-01), Rivshin
patent: 5276799 (1994-01-01), Rivshin
patent: 5303341 (1994-04-01), Rivshin
patent: 5307323 (1994-04-01), Fukuda et al.
patent: 5307458 (1994-04-01), Freiburg et al.
patent: 5349647 (1994-09-01), Freiburg et al.
patent: 5367673 (1994-11-01), Goldsmith et al.
patent: 5420696 (1995-05-01), Wegeng et al.
patent: 5509115 (1996-04-01), Butterfield et al.
patent: 5579453 (1996-11-01), Lindenfelser et al.
Gauthier Forrest P.
Jovic Dimitrije L.
Chauhan U.
Tung Kee M.
Varis Corporation
LandOfFree
System architecture for processing and transporting page-map or does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System architecture for processing and transporting page-map or , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System architecture for processing and transporting page-map or will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1123868