Electrical computers and digital processing systems: multicomput – Computer-to-computer data routing – Least weight routing
Patent
1997-02-14
2000-02-22
Banankhah, Majid A.
Electrical computers and digital processing systems: multicomput
Computer-to-computer data routing
Least weight routing
709103, G06F 15163
Patent
active
060292059
ABSTRACT:
A system and method for interprocess communication between concurrently executing, cooperating sequential processes in a digital computer system uses a shared memory queue as a mechanism for message passing and process synchronization. Data to be transferred from a sending process to a receiving process is stored in a queue entry which is visible in the virtual address space of the first process. The queue entry is added to a queue by the sending process directing the processor to execute an enqueue instruction. The receiving process removes the queue entry from the queue by directing the processor to execute a dequeue instruction. The receiving process then has direct access and visibility to the contents of the queue entry without having to copy the data into its virtual address space. Instead of sending data in a queue entry, a sending process may send an event indicator and no data. The receiving process may then wait on an empty queue until an event notification is received in a queue entry enqueued to the queue. Protection is provided by the system to prevent unauthorized access to the queue by other processes active in the system.
REFERENCES:
patent: 4084228 (1978-04-01), Dufond et al.
patent: 4394725 (1983-07-01), Bienvenu et al.
patent: 4649473 (1987-03-01), Hammer et al.
patent: 4694396 (1987-09-01), Weisshaar et al.
patent: 4807111 (1989-02-01), Cohen et al.
patent: 4937737 (1990-06-01), Schwane et al.
patent: 4975865 (1990-12-01), Carrette et aL.
patent: 5036459 (1991-07-01), den Haan et al.
patent: 5073852 (1991-12-01), Siegel et al.
patent: 5218713 (1993-06-01), Hammer et al.
patent: 5222217 (1993-06-01), Blount et al.
patent: 5224215 (1993-06-01), Disbrow
patent: 5230051 (1993-07-01), Quan
patent: 5313638 (1994-05-01), Ogle et al.
patent: 5319778 (1994-06-01), Catino
Gregory T. Byrd and Bruce A. Delagi, "Support for Fine-Grained Message Passing in Shared Memory Multiprocessors" Mar. 1989, Knowledge Systems Laboratory, Report No. KSL-89-15, pp. 1-20.
F.J. Burkowski, G.V. Cormack, G.D.P. Dueck, "Architectural Support for Synchronous Task Communication" Sigarch Computer Architecture News, vol. 17, No. 2, Apr. 1989, pp. 40-53.
Brian N. Bershad, Thomase E. Anderson, "User-Level Interprocess Communication for Shared Memory Multiprocessors" ACM Transactions on Computer Systems, vol. 9, No. 2, May 1991, pp. 175-198.
Joseph Pasquale, Eric Anderson, P. Keith Muller, "Container Shipping Operating System Support for I/O Intensive Applications" IEEE Computer Mar. 1994, pp. 84-93.
Gary J. Nutt, "Centralized and Distributed Operating Systems" Prentice-Hall, Inc., 1992, pp. 31-37, 109-117.
Alferness Merwin H.
Aubel Mark D.
Caldarale Charles R.
Douglas James W.
Johnson David C.
Banankhah Majid A.
Johnson Charles A.
McMahon Beth L.
Starr Mark T.
Unisys Corporation
LandOfFree
System architecture for improved message passing and process syn does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System architecture for improved message passing and process syn, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System architecture for improved message passing and process syn will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-529490