System and technique for power management of a universal asynchr

Details System and technique for power management of a universal asynchr System and technique for power management of a universal asynchr

1996-02-15

1997-08-26

Marcelo, Melvin

Pulse or digital communications

Transceivers

375377, 365227, 365229, H04B 138

Patent

active

056617518

ABSTRACT:
A clock control unit is provided that controls the gating of a clock signal received by an internal baud generator of a universal asynchronous receiver/transmitter (UART) circuit during an active mode. The clock control unit monitors the UART circuit to determine whether the UART is currently idle. If the clock control unit determines that the UART is idle, the clock signal is gated by a synchronous clock gate circuit. Accordingly, the clock signal is not provided to the baud generator, and a corresponding baud rate signal that normally clocks the receiver state machine of the UART is not generated. Power consumption of the UART is thereby significantly reduced. When a certain predetermined system activity is thereafter detected by the clock control unit that indicates a need for activation of the UART, the clock control unit asserts a clock enable signal that causes the synchronous clock gate circuit to pass the clock signal to an input of the baud generator. In one embodiment, the clock control unit causes the clock signal to be degated if the receipt of serial data is detected at the serial input line of the UART, if the receiver state machine is currently active, if the receiver FIFO and buffer register is not empty, if the transmitter FIFO and holding register is not empty, or if the transmitter state machine is active.

REFERENCES:
patent: 4381552 (1983-04-01), Nocilini et al.
patent: 4665328 (1987-05-01), Hall
patent: 4835737 (1989-05-01), Herrig et al.
patent: 4841440 (1989-06-01), Yonezu et al.
patent: 4851987 (1989-07-01), Day
patent: 4878196 (1989-10-01), Rose
patent: 4949333 (1990-08-01), Gulik et al.
patent: 5167024 (1992-11-01), Smith et al.
patent: 5237692 (1993-08-01), Raasch et al.
patent: 5337285 (1994-08-01), Ware et al.
National Semiconductor Corp. PC16550C/NS16550AF, PC16550CF Universal Asynchronous Receiver/Transmitter with FIFOs, pp. 1-20 Jul. 1990.

Affiliated with

Also associated with

Rating

System and technique for power management of a universal asynchr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and technique for power management of a universal asynchr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and technique for power management of a universal asynchr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1993576