Boots – shoes – and leggings
Patent
1992-07-31
1994-07-12
Kulik, Paul V.
Boots, shoes, and leggings
395800, 364DIG1, 3642281, 3642384, 3642426, 36424291, 364244, 3642448, 3642455, 3642457, 364284, 3642841, G06F 1206
Patent
active
053296303
ABSTRACT:
A novel double buffering subsystem, wherein a dual port memory is partitioned in software so that the top half of the memory is allocated to one processor, and the bottom half to the other. (This allocation is switched when both processors set respective flag bits indicating that they are ready to switch.) On accesses to this memory, additional bits tag the access as "physical," "logical," or "preview." A physical access is interpreted as a literal address within the full memory, and the double buffering is ignored. A logical access is supplemented by an additional address bit, determined by the double buffering switch state. A preview access is used for read access only, and goes to the opposite bank of memory from that which would be accessed in a logical access. This double-buffer architecture is advantageously used, in a multiprocessor system, at the interface between a numeric processor and a cache bus. The preview access can help to avoid data flow inefficiencies at synchronization points in pipelined algorithms.
REFERENCES:
patent: 3623017 (1971-11-01), Lowell et al.
patent: 4149242 (1979-04-01), Pirz
patent: 4172287 (1979-10-01), Kawabe et al.
patent: 4396978 (1983-08-01), Hammer et al.
patent: 4443846 (1984-04-01), Adcock
patent: 4495567 (1985-01-01), Treen
patent: 4633434 (1986-12-01), Scheuneman
patent: 4722049 (1988-01-01), Lahti
patent: 4870572 (1989-09-01), Hosono et al.
David C. Wyland, "Dual-Port, Rams Simplify Communication in Computer Systems," Integrated Device Technology, Inc., 1986.
Bureaux D'Etudes Automatishmes, No. 32, Mar. 1987, pp. 85-87; J. Gustafson: Un super-ordinateur vectoriel homogene, p. 85, figure; p. 85, left-hand column. line 35-p. 87, middle column, line 9.
Conference Proceedings IEEE Southeastcon '87, Tampa, Fla., Apr., 1987, vol. 1, pp. 225-228; M. C. Ertem: A reconfigurable co-processor for microprocessor systems, FIGS. 2-4; p. 226, left-hand column, line 6-p. 227, left hand column, line 25.
Proceedings of the Fourth Euromicro Symposium on Microprocessing and Microprogramming, Munich, Oct. 1978, pp. 358-365; F. B. Jorgensen et al.: A Bi-microprocessor implementation of a variable topology multiprocessor node, FIGS. 1-6, p. 358, right-hand column, line 13-p. 362, right-hand column, line 21.
G. J. Myers: Digital system design with LSI bit-slice logic, 1980, pp. 230-239, John Wiley & Sons, Inc., US p. 237, lines 1-4.
W. Lichtenstein, "The Architecture of the Culler", Mar. 1986, IEEE Coupon Spring 86, pp. 467-470.
Proceedings of the IEEE, vol. 73, No. 5, May 1985, pp. 852-873, IEEE, New York; J. Allen: "Computer architecture for digital signal processing".
Computer Design, vol. 16, No. 6, Jun. 1977, pp. 151-163; A. J. Weissberger: "Analysis of multiple-microprocessor system architectures", FIGS. 7,8, p. 161.
IEEE Electro, vol. 8, Apr. 1983, pp. 3/3 1-5, New York; B. J. New: "Address generation in signal/array processors".
Proceedings ICASSP, Dallas, Apr. 6th-9th, 1987, vol. 1, pp. 531-534; D. M. Taylor, et al.; "A novel VLSI digital signal processor architecture for high-speed vector and transform operations".
IBM Technical Disclosure Bulletin, vol. 27, No. 4A, Sep. 1984, pp. 2184-2186, New York; J. P. Beraud et al.: "Fast fourier transform calculating circuit".
DuPont Pixel Systems Limited
Groover Robert
Kulik Paul V.
LandOfFree
System and method using double-buffer preview mode does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method using double-buffer preview mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method using double-buffer preview mode will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-403854