System and method to relieve ESD requirements of NMOS...

Details System and method to relieve ESD requirements of NMOS... System and method to relieve ESD requirements of NMOS...

2011-05-10

2011-05-10

Nguyen, Danny (Department: 2836)

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

C361S111000

Reexamination Certificate

active

07940501

ABSTRACT:
A system and method relieves ESD requirements on devices in circuits of chips that are susceptible to being damaged from ESD through an external pad. For example, one of the devices can be NMOS transistors having drains (or sources) connected to the external pad(s) and no (or significantly small) current flows from their drains (or sources) to the corresponding pad(s). In order to protect such a device, an ESD protecting system is coupled between the NMOS device and the pad. The ESD protecting system can include an n-type transistor or a p-type transistor.

REFERENCES:
patent: 3746946 (1973-07-01), Clark
patent: 5361185 (1994-11-01), Yu
patent: 5499152 (1996-03-01), Tamakoshi
patent: 5784242 (1998-07-01), Watt
patent: 5869870 (1999-02-01), Lin
patent: 5917689 (1999-06-01), English et al.
patent: 6304423 (2001-10-01), Long et al.
patent: 6522511 (2003-02-01), John et al.
patent: 6566717 (2003-05-01), Jung
patent: 7515390 (2009-04-01), Wang

Affiliated with

Also associated with

Rating

System and method to relieve ESD requirements of NMOS... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method to relieve ESD requirements of NMOS..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method to relieve ESD requirements of NMOS... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2635118