System and method to improve the efficiency of synchronous...

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S147000, C327S155000

Reexamination Certificate

active

07605620

ABSTRACT:
A phase detection system for use with a synchronous mirror delay or a delay-locked loop in order to reduce the number of delay stages required, and therefore increase the efficiency, is disclosed. The invention includes taking a clock input signal and a clock delay or feedback signal, each having timing characteristics, and differentiating between four conditions based upon the timing characteristics of the signals. The phase detector and associated circuitry then determines, based upon the timing characteristics of the signals, which of a number of phase conditions the signals are in. Selectors select the signals to be introduced into the synchronous mirror delay or delay-locked loop by the timing characteristics of the phase conditions. The system is able to utilize the falling clock edge of the clock input signal, and the lock time is decreased under specific phase conditions. The invention increases the efficiency of the circuits by reducing the effective delay stages in the SMD or DLL while maintaining the operating range.

REFERENCES:
patent: 3947697 (1976-03-01), Archer et al.
patent: 5121010 (1992-06-01), Hoshizaki et al.
patent: 5173617 (1992-12-01), Alsup et al.
patent: 5223755 (1993-06-01), Richley
patent: 5771264 (1998-06-01), Lane
patent: 5936912 (1999-08-01), Kawabata et al.
patent: 5940608 (1999-08-01), Manning
patent: 5955904 (1999-09-01), Kawasaki
patent: 5963069 (1999-10-01), Jefferson et al.
patent: 5999027 (1999-12-01), Yamazaki
patent: 6018259 (2000-01-01), Lee
patent: 6069506 (2000-05-01), Miller, Jr. et al.
patent: 6069507 (2000-05-01), Shen et al.
patent: 6128248 (2000-10-01), Idei et al.
patent: 6140854 (2000-10-01), Coddington et al.
patent: 6166990 (2000-12-01), Ooishi et al.
patent: 6172537 (2001-01-01), Kanou et al.
patent: 6181184 (2001-01-01), Yamazaki et al.
patent: 6184753 (2001-02-01), Ishimi et al.
patent: 6205086 (2001-03-01), Hanzawa et al.
patent: 6215726 (2001-04-01), Kubo
patent: 6281726 (2001-08-01), Miller, Jr.
patent: 6373913 (2002-04-01), Lee
patent: 6437417 (2002-08-01), Gilton
patent: 6437616 (2002-08-01), Antone et al.
patent: 6465828 (2002-10-01), Agarwal
patent: 6466073 (2002-10-01), Yukinari et al.
patent: 6469493 (2002-10-01), Muething et al.
patent: 6611475 (2003-08-01), Lin
patent: 6618283 (2003-09-01), Lin
patent: 6628154 (2003-09-01), Fiscus
patent: 6636110 (2003-10-01), Ooishi et al.
patent: 6642762 (2003-11-01), Von Kaenel
patent: 6680874 (2004-01-01), Harrison
patent: 6703879 (2004-03-01), Okuda et al.
patent: 6798259 (2004-09-01), Lin
patent: 6836166 (2004-12-01), Lin et al.
patent: 6839301 (2005-01-01), Lin et al.
patent: 6930525 (2005-08-01), Lin et al.
patent: 6943610 (2005-09-01), Saint-Laurent
patent: 6987701 (2006-01-01), Lin et al.
patent: 7042971 (2006-05-01), Flanagan et al.
patent: 7072242 (2006-07-01), Okuda et al.
patent: 2001/0000426 (2001-04-01), Sung et al.
patent: 2001/0043097 (2001-11-01), Akita
patent: 2002/0008558 (2002-01-01), Okuda et al.
patent: 2002/0031042 (2002-03-01), Kim et al.
patent: 2002/1003652 (2002-03-01), Hwang
patent: 2002/0157031 (2002-10-01), Lin
patent: 2002/0180500 (2002-12-01), Okuda et al.
patent: 2003/0002316 (2003-01-01), Morita et al.
patent: 2004/0076055 (2004-04-01), Harrison
patent: 2004/0251936 (2004-12-01), Gomm
patent: 2005/0140407 (2005-06-01), Lin
Wang, Yi-Ming et al., A Reliable Low-Power Fast Skew-Compensation Circuit, Proceedings of the 2004 Asia and South Pacific Design Automation Conference (ASP-DAC'04).
Wang, Yi-Ming et al., IEEE Journal of Solid-State Circuits, vol. 39, No. 6, Jun. 2004, pp. 906-918.
Matano, Tatsuya, et al., IEEE Journal of Solid-State Circuits, vol. 38, No. 5, May 2003, pp. 762-766.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method to improve the efficiency of synchronous... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method to improve the efficiency of synchronous..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method to improve the efficiency of synchronous... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4094867

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.