Electrical computers and digital processing systems: processing – Instruction issuing
Reexamination Certificate
2005-01-18
2005-01-18
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Instruction issuing
C712S225000
Reexamination Certificate
active
06845442
ABSTRACT:
A system may include a scheduler and an execution core. The scheduler includes an entry allocated to an operation. The entry includes a non-speculative tag and a speculative tag, and both the non-speculative tag and the speculative tag are associated with a first operand of the operation. The scheduler is configured to issue the operation in response to a data value identified by the speculative tag being available. The execution core may be configured to execute the operation using the data value identified by the speculative tag. The scheduler may be configured to reissue the operation if the non-speculative tag appears on a result bus.
REFERENCES:
patent: 5428807 (1995-06-01), McKeen et al.
patent: 5452426 (1995-09-01), Papworth et al.
patent: 5584009 (1996-12-01), Garibay et al.
patent: 5778219 (1998-07-01), Amerson et al.
patent: 5781752 (1998-07-01), Moshovos et al.
patent: 6065103 (2000-05-01), Tran et al.
patent: 6108770 (2000-08-01), Chrysos et al.
patent: 6112296 (2000-08-01), Witt et al.
patent: 6175910 (2001-01-01), Pauporte et al.
patent: 6237082 (2001-05-01), Witt et al.
patent: 6249862 (2001-06-01), Chinnakonda et al.
patent: 6463580 (2002-10-01), Wilkerson
patent: 6643767 (2003-11-01), Sato
patent: 0135212 (2001-05-01), None
Thomas, et al., “Using Dataflow Based Context for Accurate Value Prediction,” ECE Dept., Univ. of Maryland, 11 pages.
Kim, et al., “Implementing Optimizations at Decode Time,” Dept. of Electrical and Computer Engineering, Univ. of Wisconsin-Madison, 12 pages.
Onder, et al., “Load and store Reuse Using Register File Contents,” Dept. of Computer Science, Michigan Technological Univ., 14 pages.
Moshovos, et al., “Streamlining Inter-operation Memory Communication via Data Dependence Predication,” Computer Sciences Dept., Univ. of Wisconsin-Madison, Dec. 1-3, 1997, 11 pages.
Reinman, et al, “Classifying Load and Store Instructions for Memory Renaming,” Dept of Computer Science and Engineering, Univ. of California, San Diego, Proceedings of the International Conference on Supercomputing, Jun. 1999, 10 pages.
Andreas Moshovos, et al., “Memory Dependence Prediction in Multimedia Applications,” Northwestern University and University of Wisconsin-Madison, 18 pages.
Stephan Jourdan, et al., “A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification,” Intel Corporation, IEEE, 1998, 10 pages.
Michael Bekerman, et al., “Early Load Address Resolution Via Register Tracking,” Intel Corporation, 9 pages.
International Search Report for PCT/US 02/41716 mailed Aug. 18, 2003, 6 pages.
Lepak Kevin Michael
Pickett James K.
Sander Benjamin Thomas
Advanced Micro Devices , Inc.
Coleman Eric
Kowert Robert C.
LandOfFree
System and method of using speculative operand sources in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method of using speculative operand sources in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method of using speculative operand sources in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3431667