Patent
1994-06-22
2000-05-30
Teska, Kevin J.
G06F 1316
Patent
active
060700033
ABSTRACT:
There is disclosed a multi-processor system and method arranged, in one embodiment, as an image and graphics processor. The image processor is structured with several individual processors all having communication links to several memories. A crossbar switch serves to establish the processor memory links. The entire image processor, including the individual processors, the crossbar switch and the memories, is contained on a single silicon chip.
REFERENCES:
patent: 4365292 (1982-12-01), Barnes et al.
patent: 4553203 (1985-11-01), Rau et al.
patent: 4562535 (1985-12-01), Vincent et al.
patent: 4633245 (1986-12-01), Blout et al.
patent: 4644496 (1987-02-01), Andrews
patent: 4747043 (1988-05-01), Rodman
patent: 4807184 (1989-02-01), Shelor
patent: 4811201 (1989-03-01), Rau et al.
patent: 4930102 (1990-05-01), Jennings
patent: 4965718 (1990-10-01), George et al.
patent: 4985832 (1991-01-01), Grondalski
patent: 5020059 (1991-05-01), Gonin et al.
patent: 5041971 (1991-08-01), Carvey et al.
patent: 5056000 (1991-10-01), Chang
patent: 5083267 (1992-01-01), Rau et al.
patent: 5133073 (1992-07-01), Jackson et al.
patent: 5142686 (1992-08-01), Hecht et al.
A. M. Despain, et al., "High Performance Prolog, The Multiplicative Effect of Several Levels of Implementation", IEEE, pp. 178-184, 1986.
"VITec Parallel C Compiler", by T. Butler, published by Visual Information Technologies, Inc. Plano TX, pp. 741-747.
"A Single Board image computer with 64 Parallel Processors", by Stephen Wilson, published in Electronic Imaging '87, International Electronic Imaging Exposition & Conference, (1987) pp. 470-475.
"The Androx Parallel Image Array Processor", by Wayne Threatt, in Electronic Imaging '87, International Electronic Imagining Exposition & Conference (1987), pp. 1061-1064.
"Real Time 3D Object Tracking in a Rapid Prototyping Environment", by Robert J. Gove in Electronic Imaging '88 (1988).
"Integration of Symbolic and Multiple Digital Signal Processors with the Explorer/Odyssey for Image Processing and Understanding Applications", by Robert J. Gove, in Proceeding of the IEEE International Symposium on Circuits and Systems, pp. 968-971 (May, 1987).
"The Use of Parallel-Processing Computers in Digital Image Processing", by Lew Brown, published by Alliant Computer Systems Corp., Litteton, MA.
"The Connection Machine", by W.D. Hillis, published in The MIT Press (1985).
"Handling Real Time Images Comes Naturally to Systolic Array Chip", by Hannaway, Shea Bishop, in Electronic Design, p. 289-300 (1984).
"Systolic Array Chip Recognizes Visual Patterns Quicker Than a Wink", by W.W. Smith, P. Sullivan, in Electronic Design, pp. 257-266 (1984).
"Design of a Massively Parallel Processor", by Kenneth Batcher, IEEE Transactions on Computers, v. C-29, No. 9 (1980).
"High Resolution Frame Grabbing and Processing Through Parallel Architecture", by Daniel Crevier published by Coreco, Inc., Quebec, Canada.
Multiple Digital Signal Processor Environment for Intelligent Signal Processing by Gass et al., in Proceedings of the IEEE, v. 75, No. 9 (Sep. 1987) pp. 1246-125.
"Architecture and Design of the Mars Hardware Accelerator", Agra Wall, et. in 24.sup.th ACM/IEEE Design Automation Conference (1987), pp. 101-107.
"Digital Video & Image Processors", by O'Brien, Mather & Holland, published by Plessey Semiconductors (1989).
"An Architectureal Study, Design and Implementation of Digital Image Acquisition, Processing and Display Systems with Micro-Processor-Based Personal Computers and Charge-Coupled Device Imaging Technology", a dissertation by Robert J. Go SMU (1986).
"A Medium Grained Parallel Computer for Image Processing", by R.S. Cok, published by Digital Technology Center, Eastman Kodak Co., Rochester NY.
Balmer Keith
Gove Robert J.
Guttag Karl Marion
Ing-Simmons Nicholas Kerin
Brady III W. James
Choi Kyle J.
Marshall, Jr. Robert D.
Telecky Jr. Frederick J.
Teska Kevin J.
LandOfFree
System and method of memory access in apparatus having plural pr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method of memory access in apparatus having plural pr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method of memory access in apparatus having plural pr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1917048