Computer-aided design and analysis of circuits and semiconductor – Design of semiconductor mask or reticle – Analysis and verification
Reexamination Certificate
2011-04-19
2011-04-19
Doan, Nghia M (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Design of semiconductor mask or reticle
Analysis and verification
C716S050000, C716S053000, C716S054000
Reexamination Certificate
active
07930654
ABSTRACT:
Embodiments of the invention relate to correcting errors in scanning electron measurements during measuring structural dimensions of an integrated circuit for optical proximity correction by extracting feature edges of a test pattern within an image, calculating at least one scaling error of the image by comparing the extracted feature edges of assist structures with a layout pattern, modifying feature edges of test structures within the test pattern by incorporating the at least one scaling error so as to at least partially compensate the scaling errors, and verifying a model for optical proximity corrections and/or model input data by using the modified feature edges of the test structures.
REFERENCES:
patent: 6709793 (2004-03-01), Brankner et al.
patent: 6727028 (2004-04-01), Kotani et al.
patent: 7506285 (2009-03-01), Al-Imam et al.
patent: 7519943 (2009-04-01), Futatsuya
Kramer Uwe
Wildfeuer Robert
Cohen Pontani Liebermsn & Pavane LLP
Doan Nghia M
Qimonda AG
LandOfFree
System and method of correcting errors in SEM-measurements does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method of correcting errors in SEM-measurements, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method of correcting errors in SEM-measurements will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2708232