System and method of constructing data packets in a packet...

Details System and method of constructing data packets in a packet... System and method of constructing data packets in a packet...

2006-05-12

2010-10-19

Sam, Phirin (Department: 2476)

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

C370S413000

Reexamination Certificate

active

07817652

ABSTRACT:
A packet switch includes a pointer table for mapping locations in an input data buffer to locations in an output data buffer. The processor generates an output data packet based on data portions in the input data buffer and based on the pointer table. The output data buffer stores data portions of the output data packet successively in a sequential order and can output the data portions of the output data packet successively in a sequential order. The pointer table may be configured to reduce the latency or reduce the power consumption of the packet switch.

REFERENCES:
patent: 4473880 (1984-09-01), Budde et al.
patent: 4932028 (1990-06-01), Katircioglu et al.
patent: 4987529 (1991-01-01), Craft et al.
patent: 4991171 (1991-02-01), Teraslinna
patent: 5072363 (1991-12-01), Gallagher
patent: 5229991 (1993-07-01), Turner
patent: 5276684 (1994-01-01), Pearson
patent: 5305311 (1994-04-01), Lyles
patent: 5440546 (1995-08-01), Bianchini, Jr.
patent: 5710549 (1998-01-01), Horst et al.
patent: 5764927 (1998-06-01), Murphy et al.
patent: 5999981 (1999-12-01), Willenz
patent: 6044085 (2000-03-01), Horlander
patent: 6098110 (2000-08-01), Witkowski et al.
patent: 6134229 (2000-10-01), Schwaller et al.
patent: 6377782 (2002-04-01), Bishop et al.
patent: 6389479 (2002-05-01), Boucher et al.
patent: 6598179 (2003-07-01), Chirashnya et al.
patent: 6625121 (2003-09-01), Lau et al.
patent: 6633578 (2003-10-01), Matsumaru et al.
patent: 6647449 (2003-11-01), Watts
patent: 6658002 (2003-12-01), Ross et al.
patent: 6661788 (2003-12-01), Angle et al.
patent: 6662339 (2003-12-01), Lanemann et al.
patent: 6675325 (2004-01-01), Garney et al.
patent: 6678279 (2004-01-01), Meredith
patent: 6804237 (2004-10-01), Luo
patent: 6882649 (2005-04-01), Gura et al.
patent: 6937133 (2005-08-01), Johnson et al.
patent: 6954463 (2005-10-01), Ma et al.
patent: 6954811 (2005-10-01), Vishnu
patent: 6954812 (2005-10-01), Lavigne
patent: 6963576 (2005-11-01), Lee
patent: 6975651 (2005-12-01), Ono et al.
patent: 6988177 (2006-01-01), Sokol
patent: 7006501 (2006-02-01), Gura et al.
patent: 7020161 (2006-03-01), Eberle et al.
patent: 7023840 (2006-04-01), Golla et al.
patent: 7027443 (2006-04-01), Nichols
patent: 7058789 (2006-06-01), Henderson et al.
patent: 7106742 (2006-09-01), Frisch et al.
patent: 7224671 (2007-05-01), Lee et al.
patent: 7260120 (2007-08-01), Kang et al.
patent: 7274705 (2007-09-01), Chang et al.
patent: 7313104 (2007-12-01), Kern et al.
patent: 2001/0014105 (2001-08-01), Tezuka et al.
patent: 2001/0020266 (2001-09-01), Kojima et al.
patent: 2002/0085550 (2002-07-01), Rhodes
patent: 2002/0141256 (2002-10-01), Barri et al.
patent: 2003/0110206 (2003-06-01), Osokine
patent: 2003/0147394 (2003-08-01), Jennings et al.
patent: 2004/0114587 (2004-06-01), Huang et al.
patent: 2004/0153835 (2004-08-01), Song et al.
patent: 2004/0179535 (2004-09-01), Bertagna
patent: 2004/0184466 (2004-09-01), Chang et al.
patent: 2004/0258086 (2004-12-01), Kurupati
patent: 2005/0058127 (2005-03-01), Munter et al.
patent: 2005/0111434 (2005-05-01), Halen
patent: 2005/0138055 (2005-06-01), Handlogten
patent: 2005/0232201 (2005-10-01), Bysted et al.
patent: 2005/0249244 (2005-11-01), McNamara et al.
patent: 2006/0007885 (2006-01-01), Pollack et al.
patent: 2006/0039374 (2006-02-01), Belz et al.
patent: 2006/0050738 (2006-03-01), Carr et al.
patent: 2006/0075311 (2006-04-01), Ranjan et al.
patent: 2006/0128436 (2006-06-01), Doi et al.
patent: 2006/0248377 (2006-11-01), Tezcan et al.
patent: 2006/0251069 (2006-11-01), Cathey et al.
patent: 2007/0072646 (2007-03-01), Kuwahara et al.
patent: 2007/0124554 (2007-05-01), Allen et al.
patent: 2007/0242599 (2007-10-01), Gorday et al.
patent: 2008/0056253 (2008-03-01), Minami et al.
patent: 2008/0151922 (2008-06-01), Elzur et al.
patent: 2008/0219235 (2008-09-01), Ma et al.
patent: 2008/0228871 (2008-09-01), Sano
patent: 2008/0275872 (2008-11-01), Venkatachary et al.
patent: 2008/0298492 (2008-12-01), Hwang et al.
patent: 0239667 (2002-05-01), None
“Cisco MDS 9020 Fabric Switch Configuration Guide and Command Reference, Release 2.x,” pp. 10-1 through 10-4, Cisco Systems, Inc., Jun. 2005.
Peter J. Welcher, “Configuring SNMP on Switches, and Syslog,” Jun. 24, 1999.
“RapidIO Interconnect Specification, Part 8, Error Management, Extensions Specification,” RapidIO Trade Association, Jun. 2005.
RapidIO: An Embedded System Component Network Architecture, Feb. 22, 2000, Motorola.
RFC: 791, DARPA Internet Program Protocol Specification, Sep. 1981, Information Science Institute.
802.11 standard, Aug. 21, 2002, http://wlan.nat.sdu.dk/802—11standard.htm.
History of the I2C Bus, Circa 2000, ESAcademy.
International Search Report, PCT/US2006/013767, Jul. 31, 2006.
“Solano Communications IC: A High-Throughput Solution for 3G Wireless and Broadband Base Stations,” Spectrum Wireless Systems, Admitted Prior Art, 4 pages.
“Tsi568A: Serial RapidIO Switch,” Tundra Semiconductor Corp., Printed From Internet Feb. 17, 2005, 4 pages.
“RapidIO: An Embedded System Component Network Architecture,” Architecture and Systems Platforms, Motorola Semiconductor Product Sector, Feb. 22, 2000, 25 pages.
Bertan Tezcan and Bill Beane, “How to achieve low-cost, reusable wireless infrastructure through modular baseband design,” Wireless Net DesignLine, Aug. 8, 2006, available at http://www.wirelessnetdesignline.com.
Bertan Tezcan and Bill Beane, “Achieving modular wireless infrastructure design: A compelling look at benefits supporting connectivity amongst DSPs, FPGAs, or ASICs,” OpenSystems Publishing, Sep. 22, 2006, available at http://www.dsp-fpga.com/articles/tezcan—and—beane.
Bertan Tezcan and Bill Beane, “Modular baseband design—Enabling a low-cost reusable wireless infrastructure(Part I),” Portable Design Online Article, Feb. 15, 2007, previously available at http://pd.pennnet.com.
Bertan Tezcan and Bill Beane, “Modular baseband design—Enabling a low-cost reusable wireless infrastructure(Part II),” Portable Design Online Article, Feb. 15, 2007, previously available at http://pd.pennnet.com.
Lukas Sekanina and Vladimir Drabek, “Theory and Applications of Evolvable Embedded Systems,” Proceedings of the 11th IEEE International Conference and Workshop on the Engineering of Computer-Based Systems (ECBS'04), 2004.

Affiliated with

Also associated with

Rating

System and method of constructing data packets in a packet... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method of constructing data packets in a packet..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method of constructing data packets in a packet... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4196244