Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2011-01-25
2011-01-25
Tran, Andrew Q (Department: 2824)
Static information storage and retrieval
Floating gate
Particular connection
C365S185110, C365S185290, C365S185020
Reexamination Certificate
active
07876616
ABSTRACT:
An invention is provided for wear leveling in a non-volatile memory system utilizing relative wear counters to indicate relative levels of wear for each memory block in a non-volatile memory system. Whenever a memory block is erased, the associated relative wear counter is incremented. Then, when any relative wear counter reaches a predetermined limit, the value of the lowest relative wear counter is subtracted from each relative wear counter. Thus, each relative wear counter indicates a relative wear level of the associated memory block relative to other memory blocks. In this manner, the relative wear levels are maintained while reducing the amount of memory needed to for each relative wear counter.
REFERENCES:
patent: 7068553 (2006-06-01), Lee
patent: 7480760 (2009-01-01), Bernstein et al.
patent: 2005/0073884 (2005-04-01), Gonzalez et al.
patent: 2006/0098484 (2006-05-01), Roohparvar
Bhardwaj Amit
Krishnan Narayanan Vinay
Pierce Robert
Reid Robert Alan
Brock, II Joe A.
Cadence Design Systems Inc.
Patent Venture Group
Tran Andrew Q
LandOfFree
System and method for wear leveling utilizing a relative... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for wear leveling utilizing a relative..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for wear leveling utilizing a relative... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2705789