System and method for verifying a hierarchical circuit design

Details System and method for verifying a hierarchical circuit design System and method for verifying a hierarchical circuit design

1993-02-19

1996-06-18

Teska, Kevin J.

Boots, shoes, and leggings

364490, 395500, H01L 2198

Patent

active

055285082

ABSTRACT:
A computer-based system and method is provided for building a representation of a hierarchical circuit design and component intrusions for the components making up the circuit design, as well as for verifying a design so-represented. For a subject hierarchical circuit design, a VLSI circuit design component representing a leaf design entity is isolated. A set of locations in the design where the component appears is determined. These locations represent unique instances of the leaf design entity. A set of links is associated with the VLSI circuit design component and the locations. The links connect various ones of the locations to one another to denote placement of the component within the hierarchical circuit design. To complete the representation, a set of instance counts is computed, one instance count for each location in the design where the component is represented. Each instance count denotes the number of instances of the component represented at the location with which the instance count is associated. Additional features of the invention include applicability to numerous types of design components (e.g., devices, nets, microprocessors, resistors), correspondence between each node of the inverse layout graph and a unique placement in the hierarchical circuit design, and the ability to determine intrusions according to any measure of proximity.

REFERENCES:
patent: 4554625 (1985-11-01), Otten
patent: 4815003 (1989-03-01), Putatunda et al.
patent: 4831543 (1989-05-01), Mastellone
patent: 5146583 (1992-09-01), Matsunaka et al.
patent: 5249133 (1993-09-01), Batra
patent: 5262959 (1993-11-01), Chkoreff
patent: 5267175 (1993-11-01), Hooper
N. Hedenstierna et al., "The Use Of Inverse Layout Trees For Hierarchical Design Rule Checking", Design Automation Conference, 1989, Paper 32.2, pp. 508-512.
C. K. Nandy et al., "Linear Time Geometrical Design Rule Checker Based On Quadtree Representation Of VLSI Mask Layouts", Computer-Aided Design, vol. 18, No. 7, Sep. 1986, pp. 380-388.
C. Niessen, "Hierarchical Design Methodologies And Tools For VLSI Chips", Proceedings Of The IEEE, vol. 71, No. 1, Jan. 1983, pp. 66-75.
T. Whitney, "A Hierarchical Design-Rule Checking Algorithm", Lambda, First Quarter 1981, pp. 40-43.
IEEE, 1988 The use of inverse layout trees for hierarchical design verification.
IEEE, 1992 A Parallel Hierarchical Design Rule Checker.
IEEE, 1993 The Halo Algorithm--An Algorithm for Hierarchical Design of Rule Checking of VLSI Circuits.

Affiliated with

Also associated with

Rating

System and method for verifying a hierarchical circuit design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for verifying a hierarchical circuit design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for verifying a hierarchical circuit design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-228183