System and method for vector computations in arithmetic...

Details System and method for vector computations in arithmetic... System and method for vector computations in arithmetic...

2006-12-13

2011-11-01

Wu, Xiao (Department: 2628)

Computer graphics processing and selective visual display system

Computer graphic processing system

Plural graphics processors

C345S561000, C712S028000, C712S221000, C712S223000, C708S490000

Reexamination Certificate

active

08049760

ABSTRACT:
The present disclosure describes implementations for processing instructions and data across multiple Arithmetic Logic Units (ALUs). In one implementation, a graphics processing apparatus comprises a plurality of ALUs configured to process independent instructions in parallel. Pre-processing logic is configured to receive instructions and associated data to be directed to one of the plurality of ALUs for processing from a register file, the pre-processing logic being configured to selectively format received instructions for delivery to a plurality of the ALUs. In addition, post-processing logic is configured to receive data output from the plurality of the ALUs and deliver the received data to the register file for write-back, the post-processing logic being configured to selectively format data output from a plurality of the ALUs for delivery to the register file as though the data had been output by a single ALU.

REFERENCES:
patent: 4876644 (1989-10-01), Nuechterlein et al.
patent: 7020769 (2006-03-01), Goodrich
patent: 7398347 (2008-07-01), Pechanek et al.
patent: 7574583 (2009-08-01), Leijten et al.
patent: 2005/0254436 (2005-11-01), Hoe et al.
patent: 2006/0053189 (2006-03-01), Mantor
patent: 2006/0282826 (2006-12-01), Dockser
Mirsky, E.; DeHon, A.; , “MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources,” FPGAs for Custom Computing Machines, 1996. Proceedings. IEEE Symposium on , vol., No., pp. 157-166, Apr. 17-19, 1996 doi: 10.1109/FPGA.1996.564808.

Affiliated with

Also associated with

Rating

System and method for vector computations in arithmetic... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for vector computations in arithmetic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for vector computations in arithmetic... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4301275