Data processing: measuring – calibrating – or testing – Testing system – Of circuit
Reexamination Certificate
2005-05-31
2008-10-21
Raymond, Edward (Department: 2857)
Data processing: measuring, calibrating, or testing
Testing system
Of circuit
C714S033000, C714S037000, C703S025000, C703S027000
Reexamination Certificate
active
07440866
ABSTRACT:
A target interface system for interfacing selected components of a communication system and methods for manufacturing and using same. Being reconfigurable to support an extensive range of conventional input/output technologies, the target interface system downloads a selected image associated with a desired input/output technology prior to runtime. The selected image identifies an appropriate output driver supply voltage, and any auxiliary voltages are controlled as functions of the output driver supply voltage to limit voltage inconsistencies. Defaulting each voltage to its least dangerous state when unprogrammed, the target interface system subsequently monitors the voltages, disabling the input/output connections if a problem is detected. The target interface system likewise detects when a selected system component is absent, unpowered, and/or wrongly powered and provides contention detection. Thereby, the target interface system can facilitate communication among the system components while inhibiting damage to the target interface system and/or the system components.
REFERENCES:
patent: 5109353 (1992-04-01), Sample et al.
patent: 5126966 (1992-06-01), Hafeman et al.
patent: 5377124 (1994-12-01), Mohsen
patent: 5414638 (1995-05-01), Verheyen et al.
patent: 5475830 (1995-12-01), Chen et al.
patent: 5544069 (1996-08-01), Mohsen
patent: 5551013 (1996-08-01), Beausoleil et al.
patent: 5574388 (1996-11-01), Barbier et al.
patent: 5596742 (1997-01-01), Agrawal et al.
patent: 5649176 (1997-07-01), Selvidge et al.
patent: 5654564 (1997-08-01), Mohsen
patent: 5659716 (1997-08-01), Selvidge et al.
patent: 5754827 (1998-05-01), Barbier et al.
patent: 5761484 (1998-06-01), Agarwal et al.
patent: 5777489 (1998-07-01), Barbier et al.
patent: 5790832 (1998-08-01), Barbier et al.
patent: 5802348 (1998-09-01), Stewart et al.
patent: 5822564 (1998-10-01), Chilton et al.
patent: 5847578 (1998-12-01), Noakes et al.
patent: 5850537 (1998-12-01), Selvidge et al.
patent: 5854752 (1998-12-01), Agarwal
patent: 5884066 (1999-03-01), Kuijsten
patent: 5920712 (1999-07-01), Kuijsten
patent: 5963736 (1999-10-01), Sarno et al.
patent: 6020760 (2000-02-01), Sample et al.
patent: 6034857 (2000-03-01), Sample et al.
patent: 6035117 (2000-03-01), Beausoleil et al.
patent: 6051030 (2000-04-01), Beausoleil et al.
patent: 6058492 (2000-05-01), Sample et al.
patent: 6259588 (2001-07-01), Sample et al.
patent: 6285211 (2001-09-01), Sample et al.
patent: 6377912 (2002-04-01), Sample et al.
patent: 6499122 (2002-12-01), Coomes
patent: 6618698 (2003-09-01), Beausoleil et al.
patent: 6681377 (2004-01-01), Beletsky
patent: 6694464 (2004-02-01), Quayle et al.
patent: 6697957 (2004-02-01), Wang et al.
patent: 6779140 (2004-08-01), Krech et al.
patent: 6842729 (2005-01-01), Sample et al.
patent: 6850880 (2005-02-01), Beausoleil et al.
patent: 6901359 (2005-05-01), Beausoleil et al.
patent: 2006/0044018 (2006-03-01), Chang
Maher John A.
Poplack Mitchell Grant
Desta Elias
Orrick Herrington & Sutcliffe LLP
Quickturn Design Systems Inc.
Raymond Edward
LandOfFree
System and method for validating an input/output voltage of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for validating an input/output voltage of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for validating an input/output voltage of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3996188