System and method for translating non-native instructions to...

Details System and method for translating non-native instructions to... System and method for translating non-native instructions to...

2005-06-28

2008-03-11

Chang, Jungwon (Department: 2154)

Electrical computers and digital processing systems: processing

Instruction decoding

Decoding instruction to accommodate variable length...

C712S204000, C712S023000

Reexamination Certificate

active

07343473

ABSTRACT:
A system and method for extracting complex, variable length computer instructions from a stream of complex instructions each subdivided into a variable number of instructions bytes, and aligning instruction bytes of individual ones of the complex instructions. The system receives a portion of the stream of complex instructions and extracts a first set of instruction bytes starting with the first instruction bytes, using an extract shifter. The set of instruction bytes are then passed to an align latch where they are aligned and output to a next instruction detector. The next instruction detector determines the end of the first instruction based on said set of instruction bytes. An extract shifter is used to extract and provide the next set of instruction bytes to an align shifter which aligns and outputs the next instruction. The process is then repeated for the remaining instruction bytes in the stream of complex instructions. The isolated complex instructions are decoded into nano-instructions which are processed by a RISC processor core.

REFERENCES:
patent: 3346851 (1967-10-01), Thornton et al.
patent: 3771138 (1973-11-01), Celtruda et al.
patent: 3789365 (1974-01-01), Jen et al.
patent: 3916388 (1975-10-01), Shimp et al.
patent: 4034349 (1977-07-01), Monaco et al.
patent: 4084235 (1978-04-01), Hirtle et al.
patent: 4189768 (1980-02-01), Liptay et al.
patent: 4189772 (1980-02-01), Liptay
patent: 4200927 (1980-04-01), Hughes et al.
patent: 4228495 (1980-10-01), Bernhard et al.
patent: 4236206 (1980-11-01), Strecker et al.
patent: 4296470 (1981-10-01), Fairchild et al.
patent: 4315314 (1982-02-01), Russo
patent: 4317170 (1982-02-01), Wada et al.
patent: 4410939 (1983-10-01), Kawakami
patent: 4434461 (1984-02-01), Puhl
patent: 4454578 (1984-06-01), Matsumoto et al.
patent: 4456955 (1984-06-01), Yanagita et al.
patent: 4459657 (1984-07-01), Murao
patent: 4476525 (1984-10-01), Ishii
patent: 4514803 (1985-04-01), Agnew et al.
patent: 4569016 (1986-02-01), Hao et al.
patent: 4587612 (1986-05-01), Fisk et al.
patent: 4626989 (1986-12-01), Torii
patent: 4654781 (1987-03-01), Schwartz et al.
patent: 4675806 (1987-06-01), Uchida
patent: 4714994 (1987-12-01), Oklobdzija et al.
patent: 4722049 (1988-01-01), Lahti
patent: 4739471 (1988-04-01), Baum et al.
patent: 4752873 (1988-06-01), Shonai et al.
patent: 4758948 (1988-07-01), May et al.
patent: 4766566 (1988-08-01), Chuang
patent: 4771376 (1988-09-01), Kamiya
patent: 4807115 (1989-02-01), Torng
patent: 4814976 (1989-03-01), Hansen et al.
patent: 4841476 (1989-06-01), Mitchell et al.
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4897810 (1990-01-01), Nix
patent: 4901228 (1990-02-01), Kodama
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 4924376 (1990-05-01), Ooi
patent: 4926323 (1990-05-01), Baror et al.
patent: 4942525 (1990-07-01), Shintani et al.
patent: 4985825 (1991-01-01), Webb, Jr. et al.
patent: 4992931 (1991-02-01), Hirasawa
patent: 4992934 (1991-02-01), Portanova et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5003462 (1991-03-01), Blaner et al.
patent: 5019967 (1991-05-01), Wheeler et al.
patent: 5101341 (1992-03-01), Circello et al.
patent: 5127091 (1992-06-01), Boufarah et al.
patent: 5133072 (1992-07-01), Buzbee
patent: 5148528 (1992-09-01), Fite et al.
patent: 5168571 (1992-12-01), Hoover et al.
patent: 5193206 (1993-03-01), Mills
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226170 (1993-07-01), Rubinfeld
patent: 5230068 (1993-07-01), Van Dyke et al.
patent: 5307492 (1994-04-01), Benson
patent: 5355460 (1994-10-01), Eickemeyer et al.
patent: 5390355 (1995-02-01), Horst
patent: 5430862 (1995-07-01), Smith et al.
patent: 5438668 (1995-08-01), Coon et al.
patent: 5442757 (1995-08-01), McFarland et al.
patent: 5450575 (1995-09-01), Sites
patent: 5487156 (1996-01-01), Popescu et al.
patent: 5507030 (1996-04-01), Sites
patent: 5539911 (1996-07-01), Nguyen et al.
patent: 5546552 (1996-08-01), Coon et al.
patent: 5561776 (1996-10-01), Popescu et al.
patent: 5574927 (1996-11-01), Scantlin
patent: 5592636 (1997-01-01), Popescu et al.
patent: 5619666 (1997-04-01), Coon et al.
patent: 5625837 (1997-04-01), Popescu et al.
patent: 5627983 (1997-05-01), Popescu et al.
patent: 5651125 (1997-07-01), Witt et al.
patent: 5655097 (1997-08-01), Witt et al.
patent: 5689720 (1997-11-01), Nguyen et al.
patent: 5708841 (1998-01-01), Popescu et al.
patent: 5751981 (1998-05-01), Witt et al.
patent: 5768575 (1998-06-01), McFarland et al.
patent: 5778210 (1998-07-01), Henstrom et al.
patent: 5797025 (1998-08-01), Popescu et al.
patent: 5832205 (1998-11-01), Kelly et al.
patent: 5832293 (1998-11-01), Popescu et al.
patent: 5983334 (1999-11-01), Coon et al.
patent: 6141742 (2000-10-01), Favor
patent: 6253309 (2001-06-01), Mahalingaiah
patent: 6263423 (2001-07-01), Coon et al.
patent: 2003/0084270 (2003-05-01), Coon et al.
patent: 0 136 179 (1985-04-01), None
patent: 0 170 398 (1986-02-01), None
patent: 0 171 595 (1986-02-01), None
patent: 0 272 198 (1988-06-01), None
patent: 0 272 198 (1988-06-01), None
patent: 0 354 585 (1990-02-01), None
patent: 0 354 585 (1990-02-01), None
patent: 0 368 332 (1990-05-01), None
patent: 0 368 332 (1990-05-01), None
patent: 0 372 751 (1990-06-01), None
patent: 0 372 751 (1990-06-01), None
patent: 0 377 991 (1990-07-01), None
patent: 0 377 991 (1990-07-01), None
patent: 0 380 854 (1990-08-01), None
patent: 0 380 854 (1990-08-01), None
patent: 0 402 856 (1990-12-01), None
patent: 0 402 856 (1990-12-01), None
patent: 0 419 105 (1991-03-01), None
patent: 0 419 105 (1991-03-01), None
patent: 0 426 393 (1991-05-01), None
patent: 0 426 393 (1991-05-01), None
patent: 0 459 232 (1991-12-01), None
patent: 0 461 257 (1991-12-01), None
patent: 0 473 420 (1992-03-01), None
patent: 0 473 420 (1992-03-01), None
patent: 0 479 390 (1992-04-01), None
patent: 0 479 390 (1992-04-01), None
patent: 2 575 564 (1986-07-01), None
patent: 2 011 682 (1979-07-01), None
patent: 2 230 116 (1990-10-01), None
patent: 62-219128 (1987-09-01), None
patent: 63-163634 (1988-07-01), None
patent: 63-192135 (1988-08-01), None
patent: 3-201030 (1991-09-01), None
patent: 5-197544 (1993-08-01), None
8-Bit Embedded Controller Handbook, Intel, 1989, pp. 1-1 thru 1-19 and 3-1 thru 3-37.
Acosta, R. D. et al., “An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors,”IEEE Transactions On Computers, IEEE, vol. C-35, No. 9, Sep. 1986, pp. 815-828.
Agerwala, T. and Cocke, J.,High Performance Reduced Instruction Set Processors, IBM Research Division, Mar. 31, 1987, pp. 1-61.
Aiken, A. and Nicolau, A., “Perfect Pipelining: A New Loop Parallelization Technique*,”ESOP '88, 2nd European Symposium on Programming, Springer, ISBN 3-540-19027-9, 1988, pp. 221-235.
Andrews, W., “Distinctions Blur Between DSP Solutions,”Computer Design, Publisher Unknown, vol. 28, No. 9, May 1, 1989, pp. 86-89, 92-94 and 96-99.
Bakoglu, H.B. et al., “IBM Second-Generation RISC Machine Organization”,COMPCON Spring 90 digest of papers, IEEE Computer Society, 1990, pp. 173-178.
Charlesworth, A.E., “An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family,”Computer, IEEE, vol. 14, Sep. 1981, pp. 18-27.
Colwell, R.P. et al., “A VLIW Architecture for a Trace Scheduling Compiler,”Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems, IEEE Computer Society, Oct. 1987, pp. 180-192.
Crawford, J., “The Execution Pipeline of the Intel i486 CPU,” Publication Source Unknown, IEEE, 1990, pp. 254-258.
Faix, M. and Schuenemann, C., “Combined Macro/Micro Program Machine,”IBM Technical Disclosure Bulletin, IBM, vol. 14, No. 1, Jun. 1971, p. 298.
Foster, C.C. and Riseman, E.M., “Percolation of Code to Enhance Parallel Dispatching and Execution,”IEEE Transactions On Computers, IEEE, Dec. 1972, pp. 1411-1415.
Garth, S.C.J., “Combining RISC and CISC in PC Systems,” Publication Source, Publisher and P

Affiliated with

Also associated with

Rating

System and method for translating non-native instructions to... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for translating non-native instructions to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for translating non-native instructions to... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3980253