Data processing: structural design – modeling – simulation – and em – Emulation
Reexamination Certificate
2007-05-29
2007-05-29
Paladini, Albert W. (Department: 2125)
Data processing: structural design, modeling, simulation, and em
Emulation
Reexamination Certificate
active
10971948
ABSTRACT:
In an emulated computing environment, a method is provided for logically decoupling the host operating system from the processor of the computer system with respect to certain processor settings of the processor. A hypervisor of the emulation program replaces some of the processor settings of the processor with processor settings associated with software routines or data structures provided by the guest operating system. The replaced processor settings are written to memory. During this period, when the processor calls a software routine or accesses a data structure associated with the replaced processor setting, the processor will call or access a software routine or access a data structure associated with the guest operating system, bypassing the host operating system and communicating directly with the guest operating system. When the host operating system is to be recoupled to the processor, the processor settings that have been saved to memory are rewritten to the appropriate registers of the processor.
REFERENCES:
patent: 4779188 (1988-10-01), Gum et al.
patent: 4875186 (1989-10-01), Blume, Jr.
patent: 5278973 (1994-01-01), O'Brien et al.
patent: 5301277 (1994-04-01), Kanai
patent: 5367628 (1994-11-01), Ote et al.
patent: 5406644 (1995-04-01), MacGregor
patent: 5448264 (1995-09-01), Pinedo et al.
patent: 5452456 (1995-09-01), Mourey et al.
patent: 5502809 (1996-03-01), Takano
patent: 5541862 (1996-07-01), Bright et al.
patent: 5640562 (1997-06-01), Wold et al.
patent: 5666521 (1997-09-01), Marisetty
patent: 5742797 (1998-04-01), Celi, Jr. et al.
patent: 5752275 (1998-05-01), Hammond
patent: 5757386 (1998-05-01), Celi, Jr. et al.
patent: 5790825 (1998-08-01), Traut
patent: 5815686 (1998-09-01), Earl et al.
patent: 5831607 (1998-11-01), Brooks
patent: 5860147 (1999-01-01), Gochman et al.
patent: 5940872 (1999-08-01), Hammond et al.
patent: 6026476 (2000-02-01), Rosen
patent: 6067618 (2000-05-01), Weber
patent: 6298370 (2001-10-01), Tang et al.
patent: 6668287 (2003-12-01), Boyle et al.
patent: 7085705 (2006-08-01), Traut
patent: 42 17 444 (1992-12-01), None
patent: 0 524 773 (1992-07-01), None
patent: 0 645 701 (1994-09-01), None
patent: 2 587 519 (1987-03-01), None
patent: WO 98/57262 (1998-12-01), None
U.S. Appl. No. 09/617,624, filed Jul. 17, 2000, Carroll et al.
U.S. Appl. No. 09/617,669, filed Jul. 17, 2000, Traut et al.
“Intel386 DX Miroprocessor,”Intel, 32-58 (Dec. 31, 1995).
“MacIntosh and Technology: Changing Chips in the Middle of the Stream, or Apple Takes a Risc,” URL:www.btech.co/changingchips.html, paragraphs 0006!-0007!, retrieved Dec. 10, 2001.
“Processor Instruction Sets,” The PC Guide , version date Dec. 18, 2000, http://www.pcguide.com/ref/cpu/arch/int/inst-c.html.
“M68040 User's Manual,” Motorola, Inc., Chapter 3, Copyright 1990, revised 1992, 1993.
“M68060 User's Manual,” Motorola Memory Management Unit, pp. i-xviii; Section 4, pp. 4-1 to 4-30 (1994), http://e-www.motorola.com/brdata/PDFDB/MICROPROCESSORS/32—BIT/68K-COLDFIRE/M680X0/MC68060UM.pdf.
“MPC750, RISC Microprocessor User's Manual,” Motorola, Aug. 1997, Contents, pp. iii-xvi; Chapter 5, Memory Management, pp. 5-1 to 5-34; Glossary, pp. Glossary-1 to Glossary-13, http://e-www.motorola.com/brdata/PDFDB/MICROPROCESSORS/32—BIT/POWERPC/MPC7XX/MPC750UM.pdf.
Osisek DL et al., “ESA/390 Interpretive-Execution Architecture, Foundation for VM/ESA,”IBM Systems Journal, 30(1), 34-51 (1991).
Shang Rong Tsai, et al., “On the Architectural Support for Logical Machine Systems,”Microprocessing and Microprogramming, 22(2), 81-96 (Feb. 1988).
Traut E., “Building the Virtual PC,”Byte, McGraw-Hill Inc., 22(11) 51-52 (Nov. 1,1997).
Microsoft Corporation
Paladini Albert W.
Woodcock & Washburn LLP
LandOfFree
System and method for the logical substitution of processor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for the logical substitution of processor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for the logical substitution of processor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3781698