System and method for testing integrated circuits

Details System and method for testing integrated circuits System and method for testing integrated circuits

2007-07-10

2007-07-10

Hollington, Jermele (Department: 2829)

Electricity: measuring and testing

Fault detecting in electric circuits and of electric components

Of individual circuit component or element

Reexamination Certificate

active

10838846

ABSTRACT:
A module (236, 236′) containing an integrated testing system (108) that includes one or more measurement engines (200, 202) tightly coupled with a compute engine (208). The one or more measurement engines include at least one stimulus instrument (212) for exciting circuitry of a device-under-test (104) with one or more stimulus signals, and at least one measurement instrument (216) that measures the response of the device-under-test to the stimulus signal(s) and generates measurement data. The compute engine includes computation logic circuitry (800) for determining whether or not the circuitry aboard the device-under-test passes or fails. The integrated testing system further includes a communications engine (204) providing two-way communications between the integrated testing system automated testing equipment (116) and/or a dedicated user interface (140) residing on a host computer (136).

REFERENCES:
patent: 3874072 (1975-04-01), Rose
patent: 5115402 (1992-05-01), Matsushiro et al.
patent: 5115407 (1992-05-01), Bird et al.
patent: 5126657 (1992-06-01), Nelson
patent: 5646521 (1997-07-01), Rosenthal et al.
patent: 6275962 (2001-08-01), Fuller et al.
patent: 6883128 (2005-04-01), Kang et al.
patent: 6944837 (2005-09-01), Rohrbaugh et al.
patent: 6966019 (2005-11-01), Viens et al.
patent: 6996757 (2006-02-01), Evans
patent: 2002/0093359 (2002-07-01), Babcock
patent: 2002/0118007 (2002-08-01), Mori et al.
patent: 2003/0208713 (2003-11-01), Evans
patent: 2005/0143968 (2005-06-01), Odom et al.
Testing of RF, Analog, and Mixed-Signal Circuits for Communications: An Embedded Approach; by Mohamed M. Hafed and Gordon W. Roberts;Wireless Communications Circuits and Systems, IEE Press, Stevenage, UK, Ed. Yichuang Sun, May 2003.
A Jitter Characterization System Using a Component-Invariant Vernier Delay Line by Antonio H. Chan and Gordon W. Roberts; TVLSI-00210-2002; pp. 1-15; Oct. 29, 2002.
A 4-GHz Effective Sample Rate Integrated Test Core for Analog and Mixed-Signal Circuits; by Mohamed M. Hafed, Nazmy Abaskharoun and Gordon W. Roberts;IEEE Journal of Solid-State Circuits, vol. 37, No. 4, Apr. 2002.
Test and Evaluation of Multiple Embedded Mixed-Signal Test Cores; by Mohamed Hafed and Gordon W. Roberts; circa 2002.
Techniques for High Frequency Integrated Test and Measurement; by Mohamed Hafed and Gordon W. Roberts; (IM-3452); pp. 1-24; circa 2001.
Internet-Appliance Technology Automates Test Equipment; by Edward F. Steinfeld; www.ednmag.com; pp. 157, 158, 160, 162, 164, 166, 169; Oct. 12, 2000.
Terabit-per-second Automated Digital Testing, D.C. Keezer, Q. Zhou, C. Bair, J. Kuan and B. Poole; ITC International Test Conference, Paper 41.3; pp. 1143-1151; 0-7803-7169-0/01 IEEE.

Affiliated with

Also associated with

Rating

System and method for testing integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for testing integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for testing integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3793534