System and method for testing an embedded microprocessor...

Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C712S001000, C703S028000

Reexamination Certificate

active

07089170

ABSTRACT:
A system for testing an embedded system containing a target processor executing a target program and target hardware that has a physical portion and a simulated portion. A target monitor determines when the target processor is attempting to access simulated hardware. The address bus of the microprocessor is monitored to detect an address in the address space of the simulated hardware. Lack of an acknowledge signal from the physical hardware within a predetermined period after the target processor attempts to access the target hardware may also indicate simulation. A bus capture circuit captures output signals on the bus connections of the target processor and converts the output signals to output data. The output data is then coupled through a communications interface to a hardware simulator. The hardware simulator processes the data in the same manner that the physical hardware would respond to signals corresponding to the output data.

REFERENCES:
patent: 5790881 (1998-08-01), Nguyen
Mano, M. Morris; “Computer System Architecture”, 1982, Prentice-Hall.
Habinc, Sandi; Sinander, Peter; “Using VHDL for Board Level Simulation”, 1996, Design and Test of Computers, IEEE, vol. 13, Issue 3.
Manku et al., “Circuit Partitioning with Partial Order for Mixed Simulation Emulation Environment,” Sixth IEEE International Workshop on Rapid System Prototyping, pp. 201-207. Jun. 1995.
Borgatti et al., “A Smoothly Upgradable Approach to Virtual Emulation of HW/SW Systems,” Proceedings of the Seventh International Workshop on Rapid System Prototyping, pp. 83-88. Jun. 1996.
Bauer et al., “Hardware/Software Co-Simulation in a VHDL-based Test Bench Approach,” IEEE Proceedings of the 34th Design Automation Conference, pp. 774-779. Jun. 1996.
Berger et al., “Co-Verification Handles More Complex Embedded Systems,” Electronic Design, pp. 96-104. Sep. 15, 1997.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method for testing an embedded microprocessor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for testing an embedded microprocessor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for testing an embedded microprocessor... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3609296

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.