Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2007-05-01
2007-05-01
Le, Dinh T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S147000, C331S017000
Reexamination Certificate
active
11016314
ABSTRACT:
A precision PLL based transceiver having a single precision SAW or crystal resonator is configured to lock onto multiple different input frequencies and output generated clocks at the multiple different frequencies. The input reference frequency may be higher or lower than the resonator frequency. A fraction of two whole numbers describing a ratio of the resonator frequency to a given input frequency reference is first obtained. One of the numerator or denominator in the fraction is used to set the divide value of a first frequency divider coupling a VFO based on the resonator to a feedback input on a PFD. The other of the numerator or denominator is used to set a second frequency divider coupling the input frequency reference signal to the PFD. A first frequency multiplier is given a multiplication factor matching the divide value of the second frequency divider, and used to couple the output of the first frequency divider to the output of the PLL. Alternatively, a second frequency divider may be inserted between the reference frequency input and the PFD to match the frequency, or a multiple thereof, of the VFO output, which may bypass the first frequency divider in the feedback path to the PFD.
REFERENCES:
patent: 4868524 (1989-09-01), Costlow et al.
patent: 5146186 (1992-09-01), Vella
patent: 5148122 (1992-09-01), Karlquist
patent: 5986514 (1999-11-01), Salvi et al.
patent: 6014048 (2000-01-01), Talaga, Jr. et al.
patent: 6100736 (2000-08-01), Wu et al.
patent: 6188288 (2001-02-01), Ragan et al.
patent: 6259283 (2001-07-01), Nguyen
patent: 6404247 (2002-06-01), Wang
patent: 2002/0133732 (2002-09-01), Lin et al.
patent: 02/51060 (2002-06-01), None
A 900-MHz Local Oscillator Using a DLL-Based Frequency Multiplier Technique for PCS Applications, George Chien and Paul R. Gray, IEEE Journal of Solid-State Circuits, vol. 35, No. 12, Dec. 2000, pp. 1996-1999.
Low-Noise Local Oscillator Design Techniques using a DLL-based Frequency Multiplier for Wireless Applications, George Chien, PhD., Dissertation, Engineering-Electrical Engineering and Computer Sciences, Graduate Division, University of California, Berkeley, Spring 2000, pp. 71-74.
Haro Rosalio
Le Dinh T.
Seiko Epson Corporation
LandOfFree
System and method for synthesizing a clock at digital... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for synthesizing a clock at digital..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for synthesizing a clock at digital... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3814827