Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Patent
1997-10-03
2000-08-29
Teska, Kevin J.
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
G06F 9455
Patent
active
061102172
ABSTRACT:
A multiprocessor system and method are provided for simulating electrical circuits. The circuit is divided into portions, and separate simulator modules perform a multi-rate behavior simulation, to simulate the performance of respective circuit portions. The simulator modules communicate using block waveform relaxation. Accordingly, the amount of inter-process communication is advantageously low, and the need for backing up digital simulation processes is avoided, providing advantageously fast performance. A system according to the invention is preferably implemented, either physically or logically, in a simulation backplane configuration, having a common connective bus structure, to which multiple active simulation modules are coupled through an interface which is standardized for facilitating block waveform relaxation.
REFERENCES:
patent: 4351025 (1982-09-01), Hall, Jr.
patent: 4791593 (1988-12-01), Hennion
patent: 4792913 (1988-12-01), Buckland et al.
patent: 4918652 (1990-04-01), Bennington et al.
patent: 4985860 (1991-01-01), Vlach
patent: 5157778 (1992-10-01), Bischoff et al.
patent: 5297066 (1994-03-01), Mayes
patent: 5331567 (1994-07-01), Gibbons et al.
patent: 5369594 (1994-11-01), Huang et al.
patent: 5617325 (1997-04-01), Schaefer
patent: 5629845 (1997-05-01), Liniger
Circuit Partitioning and Iteration Scheme for Waveform Relaxation on Multicomputers, Peterson and Mattisson, pp. 570-573, Feb. 1989.
Parallel Event-Driven Waveform Relaxation, Wen, Gallivan and Saleh, pp. 101-104, Mar. 1991.
Improving the Performance of Parallel Relaxation-Based Circuit Simulators, Hung et al., pp. 1762-1774, Nov. 1993.
A. Bose, "Parallel Processing in Dynamic Simulation of Power Systems", Sadhana, vol. 18, Part 5, Sep. 1993, pp. 815-827.
T. A. Johnson, "Waveform Relaxation Sub-circuit Scheduling That Balances Parallel Processor Workload", IBM Technical Disclosure Bulletin, vol. 33, No. 2, Jul. 1990, pp. 270-271.
T. A. Johnson et al., "Parallel Waveform Relaxation Analysis of Circuits with Global Feedback", IBM Technical Disclosure Bulletin, vol. 36, No. 1, Jan. 1993, pp. 314-316.
T. A. Johnson et al., "Sub-circuit Partitioning for Fast Gauss-Seidel Waveform Relaxation Circuit Analysis in a Parallel Processing Environment", IBM Technical Disclosure Bulletin, vol. 37, No. 7, Jul. 1994, pp. 199-202.
F. M. Odeh et al., "Adaptive Waveform Relaxation Algorithm", IBM Technical Disclosure Bulletin, vol. 27, No. 1B, Jun. 1984, pp. 708-709.
D. W. Smart et al., "Waveform Relaxation on Parallel Processors", International Journal of Circuit Theory and Applications, vol. 16, Jun. 1988, pp. 447-456.
J. White et al., "Accelerating Relaxation Algorithms for Circuit Simulation Using Waveform Newton, Iterative Step Size Refinement, and Parallel Techniques", IEEE International Conference on Computer-aided Design, ICCAD-85, Nov. 18-21, 1985.
Kazmierski Tomasz
Kemp Timothy Michael
Fiul Dan
International Business Machines - Corporation
Teska Kevin J.
LandOfFree
System and method for synchronization of multiple analog servers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for synchronization of multiple analog servers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for synchronization of multiple analog servers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1244747