Electrical computers and digital processing systems: multicomput – Computer network managing
Reexamination Certificate
2008-01-29
2008-01-29
Cardone, Jason (Department: 2145)
Electrical computers and digital processing systems: multicomput
Computer network managing
C713S320000
Reexamination Certificate
active
09955684
ABSTRACT:
A system and method are provided for strategic power reduction in a computer system. The system and method includes a plurality of processing resources that process data. Associated with the processing resources are a plurality of power supplies that provide power for the processing resources. A resource management engine determines the demand on the computer system and scales the processing resources to conserve and reduce power consumption. The resource management engine brings online additional processing resources to meet additional demand or brings offline or to a lower power state processing resources to meet a decreased demand. In addition, the resource management engine predicts future demand requirements and adjusts the processing resources in advance to meet the predicted demand levels and allows for dynamic adjustment of the processing resources based on current demand events.
REFERENCES:
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4495568 (1985-01-01), Gilbert et al.
patent: 4747041 (1988-05-01), Engel et al.
patent: 4851987 (1989-07-01), Day
patent: 5428790 (1995-06-01), Harper et al.
patent: 5563455 (1996-10-01), Cheng
patent: 5781187 (1998-07-01), Gephardt et al.
patent: 5784268 (1998-07-01), Steffek et al.
patent: 5784628 (1998-07-01), Reneris
patent: 5787293 (1998-07-01), Kim et al.
patent: 5862394 (1999-01-01), Watts et al.
patent: 5918061 (1999-06-01), Nikjou
patent: 5926404 (1999-07-01), Zeller et al.
patent: 6028373 (2000-02-01), Kim et al.
patent: 6092207 (2000-07-01), Kolinski et al.
patent: 6141762 (2000-10-01), Nicol et al.
patent: 6583521 (2003-06-01), Lagod et al.
patent: 6735704 (2004-05-01), Butka et al.
patent: 2002/0062454 (2002-05-01), Fung
patent: 2003/0023885 (2003-01-01), Potter et al.
patent: 6231098 (1994-08-01), None
patent: 9319474 (1997-12-01), None
patent: 9319475 (1998-07-01), None
MultiProcessor Specification, Intel. Version 1.4, May 1997.
Advanced Configuration and Power Interface Specification, Intel, Microsoft, Toshiba. Revision 1.0B, Feb. 2, 1999.
Advanced Configuration and Power Interface Specification, Compaq Computer Corporation, Intel Corporation, Microsoft Corporation, Phoenix Technologies Ltd., Toshiba Corporation. Revision 2.0, Jul. 27, 2000.
Advanced Configuration and Power Interface Specification Revision 2.0 Errata, Compaq Computer Corporation, Intel Corporation, Microsoft Corporation, Phoenix Technologies Ltd., Toshiba Corporation. Errata Document Revision 1.5, Apr. 13, 2001.
Japanese Abstract JP 6231098, Aug. 19, 1994.
Japanese Abstract JP 9319474, Dec. 12, 1997.
Japanese Abstract JP 9319475, Jul. 28, 1998.
U.S. Pending Patent Application entitled “A System and Method for Strategic Power Sequencing in a Computer System” filed by O'Connor et al., filed Sep. 19, 2001.
Hartmann Alfred C.
O'Connor Clint H.
Cardone Jason
Dell Products L.P.
Hossain Tanim
LandOfFree
System and method for strategic power reduction in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for strategic power reduction in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for strategic power reduction in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3958345