Pulse or digital communications – Receivers – Particular pulse demodulator or detector
Reexamination Certificate
2007-01-23
2007-01-23
Ghebretinsae, Temesghen (Department: 2611)
Pulse or digital communications
Receivers
Particular pulse demodulator or detector
C375S262000, C714S786000, C714S795000
Reexamination Certificate
active
09954777
ABSTRACT:
A system and method are described in which a decoder decodes data from a plurality of data streams. In one embodiment, the decoder is restored to the state it was in the last time it processed data from each data stream by re-decoding data stored in a replay buffer before decoding new data from each respective data stream. In one embodiment, multiple decoders are grouped together to process data from a plurality of satellite transponders.
REFERENCES:
patent: 4015238 (1977-03-01), Davis
patent: 5027374 (1991-06-01), Rossman
patent: 5233630 (1993-08-01), Wolf
patent: 5291499 (1994-03-01), Behrens et al.
patent: 5295142 (1994-03-01), Hatakeyama
patent: 5349608 (1994-09-01), Graham et al.
patent: 5390198 (1995-02-01), Higgins
patent: 5446746 (1995-08-01), Park
patent: 5608737 (1997-03-01), Kimura et al.
patent: 5636251 (1997-06-01), Citta et al.
patent: 5778192 (1998-07-01), Schuster et al.
patent: 5907586 (1999-05-01), Katsuragawa et al.
patent: 5923755 (1999-07-01), Birch
patent: 5974095 (1999-10-01), Kitaura et al.
patent: 5987637 (1999-11-01), Thomas
patent: 6005640 (1999-12-01), Strolle et al.
patent: 6049573 (2000-04-01), Song
patent: 6061406 (2000-05-01), Carson et al.
patent: 6119265 (2000-09-01), Hara
patent: 6122325 (2000-09-01), Mogre et al.
patent: 6138265 (2000-10-01), Morelos-Zaragoza et al.
patent: 6141391 (2000-10-01), Morelos-Zaragoza et al.
patent: 6148043 (2000-11-01), Fujimoto
patent: 6157997 (2000-12-01), Oowaki et al.
patent: 6189126 (2001-02-01), Ulmer et al.
patent: 6195642 (2001-02-01), Izumi et al.
patent: 6205186 (2001-03-01), Butler et al.
patent: 6266687 (2001-07-01), Leyonhjelm et al.
patent: 6278725 (2001-08-01), Rouphael et al.
patent: 6301314 (2001-10-01), Murayama
patent: 6320627 (2001-11-01), Scott et al.
patent: 6404828 (2002-06-01), Kaewell, Jr.
patent: 6462423 (2002-10-01), Akram et al.
patent: 6563889 (2003-05-01), Shih et al.
patent: 6594795 (2003-07-01), Satou
patent: 6615388 (2003-09-01), Takamichi
patent: 6622307 (2003-09-01), Ho
patent: 6654357 (2003-11-01), Wiedeman
patent: 6680986 (2004-01-01), Hemmati
patent: 6690926 (2004-02-01), Tawil et al.
patent: 6691268 (2004-02-01), Chin
patent: 6775463 (2004-08-01), Nooralahiyan et al.
patent: 6917652 (2005-07-01), Lyu
patent: 6931424 (2005-08-01), Joseph
patent: 2001/0032027 (2001-10-01), Fukami
patent: 2002/0031120 (2002-03-01), Rakib
patent: 2003/0021346 (2003-01-01), Bixby et al.
patent: 2003/0223731 (2003-12-01), Carlsgaard et al.
patent: 0 762 777 (1997-03-01), None
patent: WO 00/74264 (2000-12-01), None
patent: WO 01/59937 (2001-08-01), None
Advanced two IC chipset for DVB on satellite reception; Haas, M.; et al.; □□Consumer Electronics, IEEE Transactions on , vol. 42, Issue: 3, Aug. 1996 □□pp. 341-345.
A low-cost DVB compliant Viterbi and Reed Solomon decoder; Mueller, K.; et al; □□Consumer Electronics, IEEE Transactions on, vol. 43, Issue: 3, Aug. 1997 □□pp. 448-452.
A single-chip universal digital satellite receiver with 480-MHz IF input; Kwentus, A.Y , et al.; □□Solid-State Circuits, IEEE Journal of, vol. 34, Issue: 11, Nov. 1999 □□pp. 1634-1646.
A multi-standard set-top box channel decoder; Sohi, N.; Gulak, P.G.; □□Signal Processing Systems, 2000. SiPS 2000. 2000 IEEE Workshop on , Oct. 11-13, 2000 □□pp. 295-304.
Microsoft Press computer dictionary; Microsoft Corporation □□Microsoft Press, c1997; 3rd Edition p. 115□□
James Tsui, “Frequency Channelization, Digital Techniques for Wideband Receivers,” Second Edition, pp. 363-396, 2001 Artech House, Inc., Norwood, MA.
Zhengdao Wang and Georgios B. Giannakis, “Wireless Multicarrier Communications where Fourier Meets Shannon,” Department of ECE, University of Minnesota, Minneapolis, MN.., pp. 1-21.
E. Verriest, Isen, “Implementing an Adaptive Noise Cancelling System to Enhance Sonar Receiver Performance Using the TMS320C31 DSP,” ESIEE, Paris, Sep. 1996, Texas Instruments, pp. 1-24.
G.A. Shaw, R.A. Ford, J.C. Anderson, B.W. Zuerdnorfer, A.H. Anderson, “RASSP Benchmark 2 Technical Description,” Massachusetts Institute Of Technology Lincoln Library, 153 pages total.
Bree, et al., “A Bit-Serial Architecture For A VLSI Viterbi Processor”, Communications Systems Research Group, University of Saskatchewan, Saskatoon, IEEE, WESCANEX '88, 1988, pp. 72-77.
Biver, et al., “Architectural Design and Realization Of A Single-Chip Viterbi Decoder”, Elsevier Science Publishers B.V.,Integration, The VLSI Journal 8 (1989), Oct., No. 1, Amsterdam, NL, pp. 3-16.
Bree, et al., “A Modular Bit-Serial Architecture For Large Constraint-Length Viterbi Decoding”, Communications Systems Research Group, University of Saskatchewan, Saskatoon, Canada, IEEE International Conference on Communications, 1990, pp. 1501-1506.
Choi, et al., “Viterbi Detector Architecture For High-Speed Optical Storage”, 1997, IEEE TENCON-Speech and Image Technologies for Computing and Telecommunications, ASIC Center Corporate Technical Operations Samsung Electronics, vol. 1, Dec. 1997, pp. 89-92.
Marie-Laure Boucheret, Ivar Mortensen and Henri Favaro, “Fast Convolution Filter Banks For Satellite Payloads with On-Board Processing,” IEEE Journal On Selected Areas In Communications, vol. 17, No. 2, Feb. 1999.
W.H. Yim and F.P. Coakley, “On-Board Processing For KA-Band Applications”, University of Surrey, UK, Publication Date, Feb. 11, 1993., XP 000458011, pp. 225-229.
Hashida Mitsuyoshi, “Hierachical Network Management System and Control Method for Network Management Information,” Patent Abstracts of Japan, Publication No. 07226777.
Patent Abstracts of Japan, vol. No. 11, Dec. 26, 1995, & JP 07 226777 A (Hitachi Ltd), Aug. 22, 1995, Abstract.
John G. Proakis, Block and Convolutional Channel Codes, Digital Communications, Fourth Edition, pp. 416-547, McGraw-Hill Series in Electrical and Computer Engineering, New York, NY.
“www.inventra.com/inventra/softcore/workshop/MultiRaFiltDes95/” Mentor Graphics, Hardware Design of Decimators/Interpolators, pp. 1-38.
“www.mentor.com/inventra/softcore/workshop/SDmod95/”, Mentor Graphics, Introduction to AD/DA Converters, pp. 1-27.
http://www.mentor.com/inventra/softcore/workshop/SDHWDes95/ Mentor Graphics, Design of the Decimation & Interpolation Filters, pp. 1-57.
http://www.mentor.com/inventra/softcore/workshop/Applications95/, Mentor Graphics, Sigma Delta Converter Applications, pp. 1-5.
Greenberg Mark
Shah Manish
Christensen Kory D.
Digeo, Inc.
Ghebretinsae Temesghen
Stoel Rives LLP
LandOfFree
System and method for shared decoding using a data replay... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for shared decoding using a data replay..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for shared decoding using a data replay... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3787369