Pulse or digital communications – Receivers – Angle modulation
Reexamination Certificate
2007-12-11
2007-12-11
Kim, Kevin (Department: 2611)
Pulse or digital communications
Receivers
Angle modulation
C375S376000, C375S371000, C375S360000, C375S293000
Reexamination Certificate
active
10797443
ABSTRACT:
A clock recovery circuit samples an incoming data stream that includes sequences of signal transitions. A transition detector categorizes the received signal transitions into various types, such as those associated with 2PAM and 4PAM signaling schemes. Select logic control circuitry analyzes the signal-transition types to determine which of the transition types is best suited for clock recovery. This determination relies upon a number of factors, including for example whether the received signal is a 4PAM signal or a 2PAM signal, the existence of a pattern within the received data, or the relative abundance or scarcity of certain types of transitions.
REFERENCES:
patent: 2004/0203559 (2004-10-01), Stojanovic et al.
Martin, Aaron et al., “8 Gb/s Differential Simultaneous Bidirectional Link with 4mV 9ps Waveform Capture Diagnostic Capability.” Sep. 2003, IEEE International Solid-State Circuits Conference. Session 4/Clock Recovery and Backplane Transceivers/paper 4.5. 10 pages.
Kasturia, Sanjay and Winters, Jack H., “Techniques for High-Speed Implementation of Nonlinear Cancellation.” Jun. 1991, IEEE Journal on Selected Areas in Communications vol. 9. No. 5. pp. 711-717.
Winters, Jack H. and Kasturia, Sanjay, “Adaptive Nonlinear Cancellation for High-Speed Fiber-Optic Systems.” Jul. 1992, IEEE Journal of Lightweight Technology, vol. 10, No. 7. pp. 971-977.
Parhi, Keshab K., “Pipelining in Algorithms with Quantizer Loops.” Jul. 1991. IEEE Transactions on Circuits and Systems, vol. 38, No. 7. pp. 745-754.
Parhi, Keshab K., “High-Speed Architectures for Algorithms with Quantizer Loops.” Aug. 1990. Proc. ISCAS. pp. 2357-2360.
Stojanovi, Vladimir et al. “Adaptive Equalization and Data Recovery in a Dual-Mode (PAM2/4) Serial Link Transceiver.” Rambus, Inc. Department of Electrical Engineering, Stanford University. Jan. 2004. 4 pages.
Zerbe, J. et al. “Equalization and Clock Recovery for a 2.5—10Gbs 2—PAM/4-PAM Backplane Transceiver Cell.” Presented at ISSCC 2003, paper 4.6. 2 pages.
Zerbe, J. et al. “Equalization and Clock Recovery for a 2.5-10-Gb/s 2-PAM/4-PAM Backplane Transceiver Cell.” IEEE Journal of Solid-State Circuits, vol. 38, No. 12, Dec. 2003. pp. 2121-2130.
Behiel Arthur J.
Kim Kevin
Rambus Inc.
Silicon Edge Law Group LLP
LandOfFree
System and method for selecting optimal data transition... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for selecting optimal data transition..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for selecting optimal data transition... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3860152