Excavating
Patent
1995-09-19
1997-11-04
Beausoliel, Jr., Robert W.
Excavating
371 27, 364489, G01R 3128
Patent
active
056848080
ABSTRACT:
Mutually Exclusive Gating (MEG) requirements arising from the use of level Sensitive Scan Design (LSSD) rules are satisfied for handling clock phase conflicts in an integrated circuit design. Automatic generation of test patterns for hardware testing of a manufactured integrated circuit is completed without adding logic to the integrated circuit's design. The automatic test pattern generation (ATPG) system identifies and traces cones of logic from a detailed description of an integrated circuit's design. The system also identifies portions of cones that are functional data, clock, and enable input nets. Multiple cones are grouped into partitions. During partitioning, input latches of a cone being driven by the same functional clock as an apex latch of the cone are identified. A net list is created for each partition. Input latches and apex latches having common functional clocking are replaced by 2-1 selectors and AND gates in the ATPG's internal data structures to produce the MEG condition, thereby allowing correct test pattern generation without addition of logic to the circuit design.
REFERENCES:
patent: 3783254 (1974-01-01), Eichelberger
patent: 4051352 (1977-09-01), Eichelberger et al.
patent: 4063078 (1977-12-01), Das Gupta et al.
patent: 4071902 (1978-01-01), Eichelberger et al.
patent: 4293919 (1981-10-01), Dasgupta et al.
patent: 4298980 (1981-11-01), Hajdu et al.
patent: 4503386 (1985-03-01), DasGupta et al.
patent: 4764926 (1988-08-01), Knight et al.
patent: 5177440 (1993-01-01), Walker, III et al.
patent: 5202889 (1993-04-01), Aharon et al.
patent: 5278842 (1994-01-01), Berry et al.
patent: 5331570 (1994-07-01), Bershteyn
patent: 5430736 (1995-07-01), Takeoka et al.
patent: 5446742 (1995-08-01), Vahabi et al.
patent: 5457697 (1995-10-01), Malleo-Roach et al.
patent: 5502731 (1996-03-01), Meltzer
patent: 5528604 (1996-06-01), El-Maleh et al.
Shi Yin et al; An Algorithm for test generation of combinational circuit-Research an implementation for critical path tracing; IEEE Publication, Asian test Symposium 1993.
Electronic Magazine Article: Yurash, Stephen, et al. Automatic Test Pattern Generation Comes of Age, Sep. '91, pp. 35-38.
Electronic Magazine Article: Derbyshire, Katey, Automatic Test Pattern Generation, Oct. 1993, pp. S57-S62.
Beausoliel, Jr. Robert W.
Iqbal Nadeem
Johnson Charles A.
Starr Mark T.
Unisys Corporation
LandOfFree
System and method for satisfying mutually exclusive gating requi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for satisfying mutually exclusive gating requi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for satisfying mutually exclusive gating requi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1839150