Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate
2005-07-19
2005-07-19
Ellis, Richard L. (Department: 2183)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Commitment control or register bypass
C712S217000
Reexamination Certificate
active
06920548
ABSTRACT:
An system and method for retiring instructions in a superscalar microprocessor which executes a program comprising a set of instructions having a predetermined program order, the retirement system for simultaneously retiring groups of instructions executed in or out of order by the microprocessor. The retirement system comprises a done block for monitoring the status of the instructions to determine which instruction or group of instructions have been executed, a retirement control block for determining whether each executed instruction is retirable, a temporary buffer for storing results of instructions executed out of program order, and a register array for storing retirable-instruction results. In addition, the retirement control block further controls the retiring of a group of instructions determined to be retirable, by simultaneously transferring their results from the temporary buffer to the register array, and retires instructions executed in order by storing their results directly in the register array. The method comprises the steps of monitoring the status of the instructions to determine which group of instructions have been executed, determining whether each executed instruction is retirable, storing results of instructions executed out of program order in a temporary buffer, storing retirable-instruction results in a register array and retiring a group of retirable instructions by simultaneously transferring their results from the temporary buffer to the register array, and retiring instructions executed in order by storing their results directly in the register array.
REFERENCES:
patent: 4626989 (1986-12-01), Torii
patent: 4675806 (1987-06-01), Uchida
patent: 4722049 (1988-01-01), Lahti
patent: 4807115 (1989-02-01), Torng
patent: 4823201 (1989-04-01), Simon et al.
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 4942525 (1990-07-01), Shintani et al.
patent: 5067069 (1991-11-01), Fite et al.
patent: 5072364 (1991-12-01), Jardine et al.
patent: 5109495 (1992-04-01), Fite et al.
patent: 5125083 (1992-06-01), Fite et al.
patent: 5148536 (1992-09-01), Witek et al.
patent: 5167026 (1992-11-01), Murray et al.
patent: 5179673 (1993-01-01), Steely, Jr. et al.
patent: 5197132 (1993-03-01), Steely, Jr. et al.
patent: 5214763 (1993-05-01), Blaner et al.
patent: 5222240 (1993-06-01), Patel
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5230068 (1993-07-01), Van Dyke et al.
patent: 5251306 (1993-10-01), Tran
patent: 5317720 (1994-05-01), Stamm et al.
patent: 5345569 (1994-09-01), Tran
patent: 5355457 (1994-10-01), Shebanow et al.
patent: 5367660 (1994-11-01), Gat et al.
patent: 5390355 (1995-02-01), Horst
patent: 5398330 (1995-03-01), Johnson
patent: 5430888 (1995-07-01), Witek et al.
patent: 5442757 (1995-08-01), McFarland et al.
patent: 5487156 (1996-01-01), Popescu et al.
patent: 5560032 (1996-09-01), Nguyen et al.
patent: 5561776 (1996-10-01), Popescu et al.
patent: 5568624 (1996-10-01), Sites et al.
patent: 5574927 (1996-11-01), Scantlin
patent: 5592636 (1997-01-01), Popescu et al.
patent: 5625837 (1997-04-01), Popescu et al.
patent: 5627983 (1997-05-01), Popescu et al.
patent: 5630149 (1997-05-01), Bluhm
patent: 5651125 (1997-07-01), Witt et al.
patent: 5708841 (1998-01-01), Popescu et al.
patent: 5768575 (1998-06-01), McFarland et al.
patent: 5778210 (1998-07-01), Henstrom et al.
patent: 5797025 (1998-08-01), Popescu et al.
patent: 5826055 (1998-10-01), Wang et al.
patent: 5832205 (1998-11-01), Kelly et al.
patent: 5832293 (1998-11-01), Popescu et al.
patent: 5961629 (1999-10-01), Nguyen et al.
patent: 6131157 (2000-10-01), Wang et al.
patent: 6412064 (2002-06-01), Wang et al.
patent: 0 354 585 (1990-02-01), None
patent: 61-107434 (1986-05-01), None
patent: H2-48732 (1990-02-01), None
patent: 3-218524 (1991-09-01), None
patent: 4-54638 (1992-02-01), None
patent: H4-96132 (1992-03-01), None
patent: 4-503582 (1992-06-01), None
patent: H6-19707 (1994-01-01), None
Acosta, R. D. et al., “An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors,”IEEE Transactions On Computers, IEEE, vol. C-35, No. 9, pp. 815-828 (Sep. 1986).
Agerwala, T. and Cocke, J., “High Performance Reduced Instruction Set Processors,” IBM Research Division, pp. 1-61 (Mar. 31, 1987).
Butler, M. and Patt, Y., “An Improved Area-Efficient Register Alias Table for Implementing HPS,” University of Michigan, Ann Arbor, Michigan, 24 pages (Jan. 1990).
Butler, M. et al., “Single Instruction Stream Parallelism Is Greater than Two,”Proceedings of the 18thAnnual International Symposium on Computer Architecture, ACM, pp. 276-286 (May 1991).
Charlesworth, A.E., “An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family,”Computer, IEEE, vol. 14, pp. 18-27 (Sep. 1981).
Colwell, R.P. et al., “A VLIW Architecture for a Trace Scheduling Compiler,”Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, pp. 180-192 (Oct. 1987).
Dwyer, H,A Multiple, Out-of-Order Instruction Issuing System for Superscalar Processors, UMI, pp. 1-249 (Aug. 1991).
Foster, C.C. and Riseman, E.M., “Percolation of Code to Enhance Parallel Dispatching and Execution,”IEEE Transactions On Computers, IEEE, pp. 1411-1415 (Dec. 1971).
Gee, J. et al., “The Implementation of Prolog via VAX 8600 Microcode,”Proceedings of Micro 19, IEEE, Oct. 1986, pp. 68-74.
Gross, T.R. and Hennessy, J.L., “Optimizing Delayed Branches,”Proceedings of the 5th Annual Workshop on Microprogramming, IEEE, pp. 114-120 (Oct. 5-7, 1982).
Hennessy, J.L. and Patterson, D.A.,Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, pp. xi-xv, 257-278, 290-314 and 449 (1990).
Hwu, M-W. W. and Patt, Y.N., “Checkpoint Repair for High-Performance Out-of-Order Execution Machines,”IEEE Trans. On Computers, IEEE, vol. C-36, No. 12, pp. 1496-1514 (Dec. 1987).
Hwu, W. and Patt, Y., “Design Choices for the HPSm Microprocessor Chip,”Proceedings of the Twentieth Annual Hawaii International Conference on System Sciences, pp. 330-336 (1987).
Hwu, W-M. W. and Chang, P.P., “Exploiting Parallel Microprocessor Microarchitectures with a Compiler Code Generator,”Proceedings of the 15th Annual Symposium on Computer Architecture, IEEE, pp. 45-53 (Jun. 1988).
Hwu, W-M. et al., “An HPS Implementation of VAX: Initial Design and Analysis,”Proceedings of the Nineteenth Annual Hawaii International Conference on System Sciences, pp. 282-291 (1986).
Hwu, W-M. and Patt, Y.N., “HPSm, a High Performance Restricted Data Flow Architecture Having Minimal Functionality,”Proceedings from ISCA-13, IEEE, pp. 297-306 (Jun. 2-5, 1986).
Hwu, W. and Patt, Y., “HPSm2: A Refined Single-Chip Microengine,”HICSS '88, IEEE,pp. 30-40 (1988).
IBM Journal of Research and Development, IBM, vol. 34, No. 1, pp. 1-70 (Jan. 1990).
Johnson, M.Superscalar Microprocessor Design, Prentice-Hall, pp. vii-xi and 87-125 (1991).
Johnson, W. M.,Super-Scaler Processor Design, (Dissertation), 134 pages (1989).
Jouppi, N.P. and Wall, D.W., “Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines,”Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, pp. 272-282 (Apr. 1989).
Keller, R.M., “Look-Ahead Processors,”Computing Surveys, ACM, vol. 7, No. 4, pp. 177-195 (Dec. 1975).
Lightner, B.D. and Hill, G., “The Metaglow Lightning Chipset”,Compcon Spring 91, IEEE, pp. 13-18 (Feb. 25-Mar. 1, 1991).
Patt, Y.N. et al., “Critical Issues Regarding HPS, A High Performance Microarchitecture”,Proceedings of 18thAnnual Workshop on Microprogramming, IEEE, pp. 109-116 (Dec. 3-6, 1985).
Hwu et al., “Experiments with HPS, a Restricted Data Flow Microarchitecture for High Performance Computers,”COMPCON 86, IEEE, pp. 254
Deosaran Trevor
Garg Sanjiv
Wang Johannes
Ellis Richard L.
Seiko Epson Corporation
Sterne Kessler Goldstein & Fox PLLC
LandOfFree
System and method for retiring approximately simultaneously... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for retiring approximately simultaneously..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for retiring approximately simultaneously... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3373989