Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate
2011-06-07
2011-06-07
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Reexamination Certificate
active
07958336
ABSTRACT:
A device and method may fetch an instruction or micro-operation for execution. An indication may be made as to whether the instruction is dependent upon any source values corresponding to a set of previously fetched instructions. A value may be stored corresponding to each source value from which the first instruction depends. An indication may be made for each of the set of sources of the instruction, whether the source depends on a previously loaded value or source, where indicating may include storing a value corresponding to the indication. The instruction may be executed after the stored values associated with the instruction indicate the dependencies are satisfied.
REFERENCES:
patent: 5201057 (1993-04-01), Uht
patent: 5655096 (1997-08-01), Branigin
patent: 5710902 (1998-01-01), Sheaffer et al.
patent: 6016540 (2000-01-01), Zaidi et al.
patent: 6065105 (2000-05-01), Zaidi et al.
patent: 6334182 (2001-12-01), Merchant et al.
patent: 6542984 (2003-04-01), Keller et al.
patent: 6553482 (2003-04-01), Witt
patent: 6557095 (2003-04-01), Henstrom
patent: 6662293 (2003-12-01), Larson et al.
patent: 6862676 (2005-03-01), Knapp et al.
patent: 6988183 (2006-01-01), Wong
patent: 7549095 (2009-06-01), Alexander et al.
patent: 7711929 (2010-05-01), Burky et al.
patent: 2007/0043932 (2007-02-01), Kulkarni et al.
patent: 2007/0088918 (2007-04-01), Venkatrao
patent: 2010/0064121 (2010-03-01), Alexander et al.
patent: 2010/0250902 (2010-09-01), Abernathy et al.
patent: 2010/0257339 (2010-10-01), Brown et al.
patent: 2010/0257341 (2010-10-01), Brown et al.
patent: 2010/0332806 (2010-12-01), Golla et al.
Dezso Sima, “Superscaler Instruction Issue” Kando Polytechnic Budapest, IEEE Sep./Oct. 1997, p. 28-39.
Jaume Abella, Ramon Canal and Antonio González “Power and Complexity Aware Issue Queue Designs” Universitat Politècnica de Catalunya and Intel Barcelona Research centre. Published by the IEEE Computer Society Sep./ Oct. 2003, p. 2-10.
Robert P. Colwell and Randy L. Steck, “TP 10.4: A 0.6 μm BiCMOS Processor with Dynamic Execution” Intel Corporation, Hillsboro, OR 1995 IEEE International Sold-State Circuits Conference, p. 176-177 and p. 361.
Dezso Sima, “Design Space of Shelving” Kando Polytechnic Budapest, Sep. 3, 1999, p. 1-32.
Hum Herbert
Lahav Sagi
Lu Shih-Lien
Patkin Guy
Sperber Zeev
Chan Eddie P
Intel Corporation
Vicary Keith
LandOfFree
System and method for reservation station load dependency... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for reservation station load dependency..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for reservation station load dependency... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2738798