Patent
1996-08-15
1998-09-15
Treat, William M.
395383, 395384, 395385, 395386, 395387, 395388, G06F 930
Patent
active
058092765
ABSTRACT:
A system and method for performing register renaming of source registers in a processor having a variable advance instruction window for storing a group of instructions to be executed by the processor, wherein a new instruction is added to the variable advance instruction window when a location becomes available. A tag is assigned to each instruction in the variable advance instruction window. The tag of each instruction to leave the window is assigned to the next new instruction to be added to it. The results of instructions executed by the processor are stored in a temp buffer according to their corresponding tags to avoid output and anti-dependencies. The temp buffer therefore permits the processor to execute instructions out of order and in parallel. Data dependency checks for input dependencies are performed only for each new instruction added to the variable advance instruction window and register renaming is performed to avoid input dependencies.
REFERENCES:
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5067069 (1991-11-01), Fite et al.
patent: 5072364 (1991-12-01), Jardine et al.
patent: 5109495 (1992-04-01), Fite et al.
patent: 5167026 (1992-11-01), Murray et al.
patent: 5214763 (1993-05-01), Blaner et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5251306 (1993-10-01), Tran
patent: 5255384 (1993-10-01), Sachs et al.
patent: 5261071 (1993-11-01), Lyon
patent: 5278963 (1994-01-01), Hattersley et al.
patent: 5317720 (1994-05-01), Stamm et al.
patent: 5345569 (1994-09-01), Tran
patent: 5355457 (1994-10-01), Shebanow et al.
patent: 5371684 (1994-12-01), Iadonato et al.
patent: 5398330 (1995-03-01), Johnson
patent: 5487156 (1996-01-01), Popescu et al.
patent: 5590295 (1996-12-01), Deosaran et al.
Keller R., "Lock-Ahead Processors", Computing Surveys, vol. 7, No. 4, Dec. 1975.
Critical Issues Regarding HPS, A High Performance Microarchitecture, Yale N. Patt, Stephen W. Melvin, Wen-Mei Hwu and Michael C. Shebanow; The 18th Annual Workshop on Microprogramming, Pacific Grove, California, Dec. 3-6, 1985, IEEE Computer Order No. 653, pp. 109-116.
HPS, A New Microarchitecture: Rationale and Introduction, Yale N. Patt, Wen-Mei Hwu and Michael Shebanow; The 18th Annual Workshop on Microprocessing, Pacific Grove, California, Dec. 3-6, 1985, IEEE Computer Society Order No. 653, pp. 103-108.
Johnson, Mike, Superscalar Microprocessor Design, "Chapter 5-The Role of Exception Recovery", pp. 87-102; Chapter 6-Register Dataflow, pp. 103-125, Prentice Hall, 1991.
Peleg et al., "Future Trends in Microprocessors: Out-of-Order Execution, Spec. Branching and Their CISC Performance Potential", Mar. 1991.
IEEE Micro., "The Metaflow Architecture", Val Popescu et al., vol. 11, No. 3, pp. 10-13, 63-73, Jun. 1991.
Dywer, A Multiple, Out-of-Order Instruction Issuing System for Superscalar Processors, (All), Aug. 1991.
Hwu, Wen-mei, Steve Melvin, Mike Shebanow, Chein Chen, Jia-juin Wei, Yale Patt, "An HPS Implementation of VAX: Initial Design and Analysis", Processing of the Nineteenth Annual Hawaii International Conference on Systen Sciences, pp. 282-291, 1986.
Hwu et al., "Experiments with HPS, a Restricted Data Flow Microarchitecture for High Performance Computers", COMPCON 86, 1986.
Hwu,Wen-mei and Yale N. Patt, "HPSm, a High Performance Restricted Data Flow Architecture having Minimal Functionality", Proceedings of the 18th International Symposium on Computer Architecture, pp. 297-306, Jun. 1986.
Yale N. Patt, Stephen W. Melvin, Wen-mei Hwu, Michael C. Shebanow, Chein Chen, Jiajuin Wei, "Run-Time Generation of HPS Microinstructions From a VAX Instruction Stream", Proceedings of MICRO 19 Workshop, New York, New York, pp.1-7, Oct., 1986.
Swenson, John A. and Yale N. Patt, "Hierarchical Registers for Scientific Computers", St. Malo '88, University of California at Berkeley, pp. 346-353, 1988.
Butler, Michael and Yale Patt, "An Improved Area-Efficient Register Alias Table for Implementing HPS", University of Michigan, Ann Arbor, Michigan, pp. 1-15, Jan., 1990.
Uvieghara, G.A., W.Hwu, Y. Nakagome, D.K. Jeong, D. Lee, D.A. Hodges, Y. Patt, "An Experimental Single-Chip Data Flow CPU", Symposium on ULSI Circuits Design Digest of Technical Papers, May, 1990.
Melvin, Stephen and Yale Patt, "Exploiting Fine-Grained Parallelism Through a Combination of Hardware and Software Techniques", Proceedings from ISCA-18, pp. 287-296, May, 1990.
Butler, Michael, Tse-Yu Yeh, Yale Patt, Mitch Alsup, Hunter Scales and Michael Shebanow, "Single Instruction Stream Paralleism Is Greater Than Two" Proceedings of ISCA-18, pp. 276-286, May, 1990.
Uvieghara, Gregory A., Wen-mei, W. Hwu, Yoshinobu Nakagome, Deog-Kyoon Jeong, David D. Lee, David A. Hodges and Yale Patt, "An Experimental Single-Chip Data Flow CPU", IEEE Journal of Solid-State Circuits, vol. 27, No. 1, pp. 17-28, Jan., 1992.
Gee, Jeff, Stephen W. Melvin, Yale N. Patt, "The Implementation of Prolog via VAX 8600 Microcode", Proceedings of Micro 19, New York City, pp. 1-7, Oct. 1986.
Hwu, Wen-mei Hwu and Yale N. Patt, "Design Choices for the HPSm Microprocessor Chip", Proceedings of the Twentieth Annual Hawaii International Conference on System Sciences, pp. 330-336, 1987.
Wilson, James E., Steve Melvin, Michael Shebanow, Wen-mei Hwu and Yale N. Patt, "On Turning the Microarchitecture of an HPS Implementation of the VAX", Proceedings of Micro 20, pp. 162-167, Dec., 1987.
Hwu, Wen-Mei and Yale N. Patt, "HPSm2: A Refined Single-chip Microengine", HICSS '88, pp. 30-40, 1988.
Butler, Michael and Yale Patt, "An Investigation of the Performance of Various Dynamic Scheduling Techniques", Proceedings from MICRO-25, Dec. 1-4, 1992, pp. 1-9.
Kateveris, Hardware Support "Thesis," 1984, pp. 138-145.
Hennessy, John L. et al. "Computer Architecture A Quantitative Approach," Ch. 6.4, 6.7 and P. 449, 1990.
Lightner, Bruce D. et al., "The Metaflow Lightning Chipset," pp. 13, 14 and 16, 1991 IEEE Publication.
Lightner et al. "The Metaflow Architecture," pp. 11, 12, 63, 64, 67, and 68, Jun. 1991, IEEE Micro Magazine.
Deosaran Trevor A.
Garg Sanjiv
Iadonato Kevin R.
Najjar Saleh
Seiko Epson Corporation
Treat William M.
LandOfFree
System and method for register renaming does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for register renaming, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for register renaming will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-100310