Pulse or digital communications – Transceivers – Modems
Patent
1997-02-07
1999-08-17
Pham, Chi H.
Pulse or digital communications
Transceivers
Modems
375372, H04B 140, H04L 700
Patent
active
059404370
ABSTRACT:
A system and method for limiting the processing load on a digital processor in a block processing modem that is receiving data that was generated from the digital to analog clock of the remote transmit modem having a frequency that may be different than the frequency of the analog to digital clock in the local receiving modem. The receiving modem includes a digital processor having a desired processing capacity reserved for block processing of L samples of data per block period, an analog to digital converter for converting the received data into samples, an interpolator and a buffer memory. The analog to digital converter outputs L-A samples per block and passes them to the interpolator, where A.gtoreq.1. The interpolator processes L-B samples per block and passes them on to the buffer, where B.gtoreq.0. The buffer passes L samples per block to the modem processor. If L samples are not available, the processor skips a cycle. The invention also contemplates a modem transmitter that includes a buffer that receives L samples per block from the digital processor and supplies a block of size L-A samples to a digital to analog converter. The buffer accumulates A samples on each block transfer and when there are L-A samples in the buffer, a block of L-A samples is passed without receiving any additional samples from the digital processor.
REFERENCES:
patent: 3754098 (1973-08-01), Abramson et al.
patent: 4056849 (1977-11-01), Bevis
patent: 4316061 (1982-02-01), Ahamed
patent: 4453259 (1984-06-01), Miller
patent: 4814980 (1989-03-01), Peterson et al.
patent: 5101341 (1992-03-01), Cirello et al.
patent: 5121342 (1992-06-01), Szymborski et al.
patent: 5274681 (1993-12-01), Yamada et al.
patent: 5311561 (1994-05-01), Akagiri
patent: 5367534 (1994-11-01), Chou et al.
Intel Corporation
Luther William
Pham Chi H.
LandOfFree
System and method for reducing the peak load on the processor of does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for reducing the peak load on the processor of, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for reducing the peak load on the processor of will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-322292