Oscillators – Automatic frequency stabilization using a phase or frequency... – Tuning compensation
Reexamination Certificate
2007-04-17
2007-04-17
Chang, Joseph (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
Tuning compensation
C331S025000
Reexamination Certificate
active
10931747
ABSTRACT:
In accordance with the teachings described herein, systems and methods are provided for reducing the lock time of a phase locked loop circuit. A phase comparator may be used to detect a phase error between an input reference signal and a feedback clock signal. A frequency synthesizer circuit may be used to control the frequency of an output clock signal as a function of the phase error between the input signal and the feedback clock signal. A feedback divider may be used to divide the frequency of the output clock signal to generate the feedback clock signal. A phase error monitor may be used to detect when the phase error between the input signal and the feedback clock signal reaches a peak value, and in response to detecting the peak value, initialize the feedback divider to reduce the phase error between the input signal and the feedback clock signal.
REFERENCES:
patent: 4931748 (1990-06-01), McDermott et al.
patent: 5081427 (1992-01-01), Suarez
patent: 5132642 (1992-07-01), Bush et al.
patent: 5420545 (1995-05-01), Davis et al.
patent: 5686864 (1997-11-01), Martin et al.
patent: 5757240 (1998-05-01), Boerstler et al.
patent: 5874863 (1999-02-01), Wojewoda et al.
patent: 6177843 (2001-01-01), Chou et al.
patent: 6236278 (2001-05-01), Olgaard
patent: 6392497 (2002-05-01), Takikawa
patent: 6504437 (2003-01-01), Nelson et al.
patent: 6566966 (2003-05-01), Bellaouar et al.
patent: 2002/0125961 (2002-09-01), Jones et al.
patent: 2003/0020550 (2003-01-01), Nelson et al.
patent: 2003/0050029 (2003-03-01), Kaufmann et al.
Calbaza et al., “A Direct Digital Period Synthesis Circuit”, Department of Electrical & Computer Engineering, Ecole Polytechnique de Montreal, Canada, pp. 1-8.
Calbaza et al., “An ADPLL Circuit Using a DDPS for Genlock Applications”, Gennum Corporation, Burlington, Ontario, Canada, pp. 1-4.
Calbaza Dorin E.
Cordos Ioan
Chang Joseph
Gennum Corporation
Jones Day
LandOfFree
System and method for reducing the lock time of a phase... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for reducing the lock time of a phase..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for reducing the lock time of a phase... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3767925