Patent
1992-03-06
1998-10-27
Teska, Kevin J.
G06F 900
Patent
active
058288619
ABSTRACT:
A system and method for eliminating the critical path of a processor-based system by sending a signal to transition memory and/or I/O control units to a READ/WRITE state prior to the end of the complete instruction decode. If the decoding phase of the opcode of the instruction reveals that a read-write step is to be carried out wherein memory or an I/O device must be accessed, the processor immediately sends a read-write request to the memory control unit and the I/O control unit prior to decoding the balance of the instruction. Once the balance of the instruction has been decoded and the access location is determined to be in either memory or an I/O device, a cancellation process takes place. In this cancellation process, if the access location is in memory, the I/O unit transitions from the read-write state to an idle state. If, however, the access destination is determined to be an I/O device, the memory control unit transitions from the read-write state to the idle state.
REFERENCES:
patent: 4701841 (1987-10-01), Goodrich et al.
patent: 4757439 (1988-07-01), Stinson et al.
patent: 4764866 (1988-08-01), Downey
patent: 4819203 (1989-04-01), Shiroyanagi et al.
patent: 5003465 (1991-03-01), Chisholm et al.
Joseph P. Altnether, "Better Processor Performance Via Global Memory", Computer Design, pp. 155-164, Jan. 1982.
Miyayama Yoshiyuki
Tang Cheng-Long
Mohamed Ayni
Seiko Epson Corporation
Teska Kevin J.
LandOfFree
System and method for reducing the critical path in memory contr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for reducing the critical path in memory contr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for reducing the critical path in memory contr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1621422