System and method for reducing power usage by multiple memory mo

Details System and method for reducing power usage by multiple memory mo System and method for reducing power usage by multiple memory mo

1990-03-15

1991-07-30

Popek, Joseph A.

Static information storage and retrieval

Addressing

Plural blocks or banks

36523006, 365233, G11C 700

Patent

active

050364936

ABSTRACT:
A computer memory system has multiple memory banks, only one of which can be accessed at any one instant in time. A memory bank decoder determines which of the memory banks is being accessed. The decoded bank enable signals generated by the decoder are used to send memory clocking signals only to the memory bank which is being accessed. In addition, each memory bank includes a clocked address signal buffer and a clocked data signal buffer. Clock signals are sent only to the address and data buffers in the memory bank which is being accessed. As a result, only the selected memory bank has its address and data buffers updated. All the other memory banks remain in a quiescent state, because no control signal, address signals, or data signals are sent to those memory banks. This eliminates the energy usage that would otherwise be associated with the idle memory banks, including both the energy used by the memory chips in the idle memory banks, as well as the energy associated with changing the state of the address and data lines connected to those memory chips.

REFERENCES:
patent: 3703710 (1972-11-01), Kubo et al.
patent: 3803554 (1974-04-01), Bock et al.
patent: 4151611 (1979-04-01), Sugawara et al.
patent: 4387449 (1983-06-01), Masuda
patent: 4447895 (1984-05-01), Asano et al.
patent: 4561070 (1985-12-01), Armstrong
patent: 4636982 (1987-01-01), Takemae et al.
patent: 4670859 (1987-06-01), Furihata et al.
patent: 4686651 (1987-08-01), Armstrong et al.
patent: 4809234 (1989-02-01), Kuwashiro
patent: 4905201 (1990-02-01), Ohira et al.

Affiliated with

Also associated with

Rating

System and method for reducing power usage by multiple memory mo does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for reducing power usage by multiple memory mo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for reducing power usage by multiple memory mo will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1547003