System and method for reducing power consumption in waiting...

Telecommunications – Transmitter and receiver at same station – Radiotelephone equipment detail

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C455S343200, C370S311000, C370S335000

Reexamination Certificate

active

06411830

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to a method and system for low power precision timing, in general and to a method and a device for providing improved power consumption, while maintaining precise timing, of a communication system in waiting mode, in particular.
BACKGROUND OF THE INVENTION
Methods and devices for providing precise timing and precise time counting are known in the art. Such devices conventionally include a crystal for providing a basic frequency and a controller for accumulating the clock signals generated by the crystal. When such a system attempts to increase the accuracy of the counting mechanism, it utilizes a high frequency crystal which increases the resolution in time.
It would be appreciated that frequency and energy are associated in a way that producing a higher frequency requires higher power to be provided thereto. The basic quantum rule is presented by the expression:
E=h·f
wherein E represents energy, h represents Planck's coefficient and f represents frequency.
In CMOS design, the following expression is used:
P=C·V
2
·f
wherein P represents power, C represents capacity and V represents voltage.
Methods for managing power of a communication system in waiting mode are known in the art. A conventional communication system, in waiting mode has to detect hailing signals and open a communication channel when it detects a hailing signal which is addressed thereto.
Conventional communication protocols, such as TDMA, determine time periods in which hailing signals are transmitted. State of the art communication systems, attempt to shut down their receiver, when out of these time periods, so as to save power. Such systems are described in U.S. Pat. No. 5,568,513 to Croft et al. and U.S. Pat. No. 5,224,152 to Harte.


REFERENCES:
patent: 4264967 (1981-04-01), Fujita et al.
patent: 5224152 (1993-06-01), Harte
patent: 5357490 (1994-10-01), Kashine
patent: 5416435 (1995-05-01), Jokinen et al.
patent: 5428638 (1995-06-01), Cioffi et al.
patent: 5444672 (1995-08-01), Kushita
patent: 5448755 (1995-09-01), Tanaka
patent: 5568513 (1996-10-01), Croft et al.
patent: 5596571 (1997-01-01), Gould et al.
patent: 5708658 (1998-01-01), Sugita
patent: 5737323 (1998-04-01), Lansdowne
patent: 5790941 (1998-08-01), Peponides
patent: 6009319 (1999-12-01), Khullar et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method for reducing power consumption in waiting... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for reducing power consumption in waiting..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for reducing power consumption in waiting... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2964632

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.