System and method for reducing lock time in a phase-locked loop

Details System and method for reducing lock time in a phase-locked loop System and method for reducing lock time in a phase-locked loop

2011-06-28

2011-06-28

Pascal, Robert (Department: 2817)

Oscillators

Phase shift type

C327S158000, C327S161000

Reexamination Certificate

active

07969252

ABSTRACT:
Increasing loop gain is a common practice for reducing lock time of phase locked loops. Very high loop gains, however, often result in increasing the lock time or causing loop instability. For very high loop gains, delaying the feedback clock signal along the feedback path of a phase locked loop decreases lock time and prevents instability. A delay circuit may be used at any location along the feedback path of the phase locked loop.

REFERENCES:
patent: 5446867 (1995-08-01), Young et al.
patent: 6320424 (2001-11-01), Kurd et al.
patent: 6359950 (2002-03-01), Gossmann et al.
patent: 6617932 (2003-09-01), Kushner et al.
patent: 6906565 (2005-06-01), Keaveney
patent: 6943600 (2005-09-01), Craninckx
patent: 7042260 (2006-05-01), Choi
patent: 7504893 (2009-03-01), Gonzalez et al.

Affiliated with

Also associated with

Rating

System and method for reducing lock time in a phase-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for reducing lock time in a phase-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for reducing lock time in a phase-locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2654742