System and method for reducing latency in a floating point proce

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364748, G06F 750

Patent

active

053901347

ABSTRACT:
A rounding means is associated with a carry propagate adder of a floating point processor in order to reduce latency and enhance performance. The rounding mechanism performs a rounding function approximately simultaneously with an addition function performed by the carry propagate adder on fraction inputs FA, FB to ultimately derive a resultant fraction FR, thereby eliminating the need for a conventional post-normalize incrementer. The rounding mechanism has a carry select adder and rounding logic network. The rounding logic network communicates with the carry propagate adder and the carry select adder in order to provide rounding information to the carry select adder. The carry select adder and the rounding logic network jointly provide a rounded output, which is then normalized by the normalizer to thereby derive the resultant fraction.

REFERENCES:
patent: 4562553 (1985-12-01), Mattedi et al.
patent: 4648058 (1987-03-01), Masumoto
patent: 4926370 (1990-05-01), Brown et al.
patent: 5204832 (1993-04-01), Nakakura
patent: 5241490 (1993-08-01), Poon
"IEEE Standard for Binary Floating-Point Arithmetic," Aug. 12, 1985, pp. 7-10.
J. T. Coonen, "An Implementation Guide to a Proposed Standard for Floating Point Arithmetic," IEEE Computer, pp. 68-78, Jan. 1980.
S. Waser & M. J. Flynn, "Introduction to Arithmetic for Digital Systems Designers," pp. 106-107, 123-124, 206-208, 1st Edition, 1982.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method for reducing latency in a floating point proce does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for reducing latency in a floating point proce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for reducing latency in a floating point proce will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-292636

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.