Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform
Reexamination Certificate
2007-08-07
2007-08-07
Nguyen, Linh My (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Having specific delay in producing output waveform
C327S262000
Reexamination Certificate
active
11430471
ABSTRACT:
A signal generating circuit includes a pulse generator generating a pulse responsive to a periodic clock reference signal. The pulse propagates through a plurality of series-connected delay elements in a measurement delay line. The measurement delay line is coupled to a series of latches that correspond to respective groups of delay elements in the measurement delay line. The delay element to which the pulse has propagated when the next pulse is received causes a corresponding latch to be set. The clock reference signal propagates through a signal generating delay line, which contains a sub-multiple of the number of delay elements in the measurement delay line, starting at a location corresponding to the set latch. The latch may remain set for a large number of periods of the clock reference signal so that it is not necessary for the clock reference signal to propagate through the measurement delay line each cycle.
REFERENCES:
patent: 5077737 (1991-12-01), Leger et al.
patent: 5309035 (1994-05-01), Watson, Jr. et al.
patent: 5369640 (1994-11-01), Watson et al.
patent: 5615358 (1997-03-01), Vogley
patent: 5675265 (1997-10-01), Yamamori
patent: 5694377 (1997-12-01), Kushnick
patent: 5920510 (1999-07-01), Yukutake et al.
patent: 5963502 (1999-10-01), Watanabe et al.
patent: 6005430 (1999-12-01), Brown et al.
patent: 6060928 (2000-05-01), Jun et al.
patent: 6069508 (2000-05-01), Takai
patent: 6111812 (2000-08-01), Gans et al.
patent: 6111925 (2000-08-01), Chi
patent: 6166990 (2000-12-01), Ooishi et al.
patent: 6175605 (2001-01-01), Chi
patent: 6222408 (2001-04-01), Saeki
patent: 6222792 (2001-04-01), Hanzawa et al.
patent: 6236251 (2001-05-01), Akamatsu
patent: 6300807 (2001-10-01), Miyazaki et al.
patent: 6310822 (2001-10-01), Shen
patent: 6313674 (2001-11-01), Akita et al.
patent: 6330627 (2001-12-01), Toda
patent: 6360271 (2002-03-01), Schuster et al.
patent: 6373303 (2002-04-01), Akita
patent: 6373913 (2002-04-01), Lee
patent: 6396323 (2002-05-01), Mizumo
patent: 6437619 (2002-08-01), Okuda et al.
patent: 6473360 (2002-10-01), Ooishi
patent: 6476653 (2002-11-01), Matsuzaki
patent: 6489824 (2002-12-01), Miyazaki et al.
patent: 6522599 (2003-02-01), Ooishi et al.
patent: 6560716 (2003-05-01), Gasparik et al.
patent: 6570419 (2003-05-01), Hanzawa et al.
patent: 6570813 (2003-05-01), Van De Graaff
patent: 6580649 (2003-06-01), Park
patent: 6605969 (2003-08-01), Mikhalev et al.
patent: 6608514 (2003-08-01), Akita et al.
patent: 6611475 (2003-08-01), Lin
patent: 6617894 (2003-09-01), Yoon et al.
patent: 6618319 (2003-09-01), Ooishi et al.
patent: 6621316 (2003-09-01), Kirsch
patent: 6636110 (2003-10-01), Ooishi et al.
patent: 6665231 (2003-12-01), Mizuno et al.
patent: 6745271 (2004-06-01), Toda
patent: 6794913 (2004-09-01), Stengel
patent: 6798259 (2004-09-01), Lin
patent: 6801070 (2004-10-01), Gomm et al.
patent: 6891415 (2005-05-01), Mikhalev et al.
patent: 7030676 (2006-04-01), Hazucha et al.
patent: 7078951 (2006-07-01), Gomm et al.
patent: 7084686 (2006-08-01), Zimlich
Cho, Uk-Rae et al., “A 1.2-V 1.5-Gb/s 72-Mb DDR3 SRAM”, IEEE Journal of Solid-State Circuits, vol. 38, No. 11, Nov. 2003, pp. 1943-1950.
Lin, Feng et al., “A Register-Controlled Symmetrical DLL for Double-Data-Rate DRAM”, IEEE Journal of Solid-State Circuits, vol. 34, No. 4, Apr. 1999, pp. 565-568.
Matano, Tatsuya et al., “A 1-Gb/s/pin 512-Mb DDRII SDRAM Using a Digital DLL and a Slew-Rate-Controlled Output Buffer”, IEEE Journal of Solid-State Circuits, vol. 38, No. 5, May 2003, pp. 762-767.
Saeki, Takanori et al., “A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay”, IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1656-1665.
Takai, Yasuhiro et al., “A 250-Mb/s/pin, 1-Gb Double-Data-Rate SDRAM with a Bidirectional Delay and an Interbank Shared Redundancy Scheme”, IEEE Journal of Solid-State Circuits, vol. 35, No. 2, Feb. 2000, pp. 149-159.
Gomm Tyler
Zimlich David
Dorsey & Whitney LLP
Micro)n Technology, Inc.
Nguyen Linh My
LandOfFree
System and method for reduced power open-loop synthesis of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for reduced power open-loop synthesis of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for reduced power open-loop synthesis of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3828156