System and method for range check elimination via iteration...

Data processing: software development – installation – and managem – Software program development tool – Translation of code

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C717S150000, C717S153000, C717S154000, C717S159000

Reexamination Certificate

active

09872458

ABSTRACT:
A range check elimination loop structure is provided. The range check elimination loop structure includes a pre-loop structure based on an original loop structure, where the pre-loop structure is capable of testing indexing expressions for underflow. In addition, a main loop structure having indexing expressions based on the original loop structure is included. The indexing expressions included in the main loop preferably cannot produce an underflow or an overflow. Also included in the range check elimination loop structure is a post-loop structure based on the original loop structure that is capable of testing indexing expressions for overflow.

REFERENCES:
patent: 5121498 (1992-06-01), Gilbert et al.
patent: 5247693 (1993-09-01), Bristol
patent: 5457799 (1995-10-01), Srvastava
patent: 5493675 (1996-02-01), Faimman, Jr. et al.
patent: 5668999 (1997-09-01), Gosling
patent: 5797013 (1998-08-01), Mahadevan et al.
patent: 5835776 (1998-11-01), Tirumalai et al.
patent: 6075942 (2000-06-01), Cartwright et al.
patent: 6076158 (2000-06-01), Sites et al.
patent: 6170083 (2001-01-01), Adl-Tabatabai
patent: 6192515 (2001-02-01), Doshi et al.
patent: 6343375 (2002-01-01), Gupta et al.
patent: 6519765 (2003-02-01), Kawahito et al.
patent: 6539541 (2003-03-01), Geva
Makoto Sato et al. Program Partioning Optimizations in an HPF Prototype Compiler,(c) 1996.
Interative Type Analysis and Extended Message Splitting: Optimizing □□Dynamically-Typed Object-Oriented Programs; Craig Chambers and David Ungar (c) 1990.
“Optimizing Array Bound Checks Using Flow Analysis”; Rajiv Gupta, □□University Of Pittsburgh; ACM Letters on Programming Languages and Systems, □□vol. 2, Nos. 1-4, Mar. Dec. 1993, pp. 135-150.
Related U.S. Appl. No. 09/872,456.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

System and method for range check elimination via iteration... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for range check elimination via iteration..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for range check elimination via iteration... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3791212

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.