Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1998-03-04
2000-12-26
Ngo, Chuong Dinh
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
G06F 1500
Patent
active
061674168
ABSTRACT:
A system and method are disclosed for providing highly parallel, FFT calculations in a circuit including a plurality of RADIX-2 elements. Partitioned RAM resources allow RADIXes at all stages to have optimal bandwidth memory access. Preferably more memory is made available for early RADIX stages and a "critical" stage. RADIXes within stages beyond the critical stage preferably each need only a single RAM partition, and can therefore simultaneously operate without fighting for memory resources. In a preferred configuration having P RAM partitions and P RADIX stages, the critical stage is stage number log.sub.2 P, and until the critical stage, only P/2 RADIX elements can simultaneously operate within each stage. After the critical stage, all RADIXes within each stage can simultaneously operate.
REFERENCES:
patent: 3777130 (1973-12-01), Croisier et al.
patent: 4689762 (1987-08-01), Thibodeau, Jr.
patent: 5313413 (1994-05-01), Bhatia et al.
patent: 5371753 (1994-12-01), Adsett
patent: 5805485 (1998-09-01), Ito et al.
patent: 5890098 (1999-03-01), Kozaki et al.
Cooley, James W. and Tukey, John W., Apr. 1965, "An Algorithm for the Machine Calculation of Complex Fourier Series," Math of Comput., vol. 19, pp. 297-301.
New, Bernie, Aug. 17, 1995, "A Distributed Arithmetic Approach to Designing Scalable DSP Chips," EDN, pp. 107-114.
White, Stanley A., Jul. 1989, "Applications of Distributed Arithmetic to Digital Signal Processing: A Tutorial Review," IEEE ASSP Magazine, pp. 4-19.
Nag Sudip K.
Verma Hare K.
Harms Jeanette S.
Ngo Chuong Dinh
Tachner Adam H.
Xilinx , Inc.
LandOfFree
System and method for RAM-partitioning to exploit parallelism of does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for RAM-partitioning to exploit parallelism of, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for RAM-partitioning to exploit parallelism of will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1006069